NO120167B - - Google Patents

Download PDF

Info

Publication number
NO120167B
NO120167B NO3406/68A NO340668A NO120167B NO 120167 B NO120167 B NO 120167B NO 3406/68 A NO3406/68 A NO 3406/68A NO 340668 A NO340668 A NO 340668A NO 120167 B NO120167 B NO 120167B
Authority
NO
Norway
Prior art keywords
input
group
circuit
output
inputs
Prior art date
Application number
NO3406/68A
Other languages
English (en)
Norwegian (no)
Inventor
O Avsan
F Hjaelm
Original Assignee
Ericsson Telefon Ab L M
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Ericsson Telefon Ab L M filed Critical Ericsson Telefon Ab L M
Publication of NO120167B publication Critical patent/NO120167B/no

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/50—Adding; Subtracting
    • G06F7/505—Adding; Subtracting in bit-parallel fashion, i.e. having a different digit-handling circuit for each denomination
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/50—Adding; Subtracting
    • G06F7/501—Half or full adders, i.e. basic adder cells for one denomination
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/57—Arithmetic logic units [ALU], i.e. arrangements or devices for performing two or more of the operations covered by groups G06F7/483 – G06F7/556 or for performing logical operations
    • G06F7/575—Basic arithmetic logic units, i.e. devices selectable to perform either addition, subtraction or one of several logical operations, using, at least partially, the same circuitry
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H03K19/173—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components
    • H03K19/1733—Controllable logic circuits

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Pure & Applied Mathematics (AREA)
  • Mathematical Analysis (AREA)
  • Computational Mathematics (AREA)
  • Computing Systems (AREA)
  • Mathematical Optimization (AREA)
  • General Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Mathematical Physics (AREA)
  • Complex Calculations (AREA)
  • Logic Circuits (AREA)
  • Compression, Expansion, Code Conversion, And Decoders (AREA)
NO3406/68A 1967-09-08 1968-09-02 NO120167B (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
SE12432/67A SE300065B (de) 1967-09-08 1967-09-08

Publications (1)

Publication Number Publication Date
NO120167B true NO120167B (de) 1970-09-07

Family

ID=20295717

Family Applications (1)

Application Number Title Priority Date Filing Date
NO3406/68A NO120167B (de) 1967-09-08 1968-09-02

Country Status (9)

Country Link
US (1) US3584207A (de)
BE (1) BE720342A (de)
DE (1) DE1774771B2 (de)
DK (1) DK131406B (de)
FR (1) FR1581830A (de)
GB (1) GB1171266A (de)
NL (1) NL6812751A (de)
NO (1) NO120167B (de)
SE (1) SE300065B (de)

Families Citing this family (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE1957302A1 (de) * 1969-11-14 1971-05-19 Telefunken Patent Volladdierer
US3700868A (en) * 1970-12-16 1972-10-24 Nasa Logical function generator
USH1970H1 (en) 1971-07-19 2001-06-05 Texas Instruments Incorporated Variable function programmed system
US4503511A (en) * 1971-08-31 1985-03-05 Texas Instruments Incorporated Computing system with multifunctional arithmetic logic unit in single integrated circuit
US4037094A (en) * 1971-08-31 1977-07-19 Texas Instruments Incorporated Multi-functional arithmetic and logical unit
US3749899A (en) * 1972-06-15 1973-07-31 Hewlett Packard Co Binary/bcd arithmetic logic unit
US4157589A (en) * 1977-09-09 1979-06-05 Gte Laboratories Incorporated Arithmetic logic apparatus
US4160290A (en) * 1978-04-10 1979-07-03 Ncr Corporation One-bit multifunction arithmetic and logic circuit

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
NL292437A (de) * 1962-05-09
US3291973A (en) * 1964-09-22 1966-12-13 Sperry Rand Corp Binary serial adders utilizing nor gates
US3440413A (en) * 1965-11-17 1969-04-22 Ibm Majority logic binary adder
US3458240A (en) * 1965-12-28 1969-07-29 Sperry Rand Corp Function generator for producing the possible boolean functions of eta independent variables
US3465133A (en) * 1966-06-07 1969-09-02 North American Rockwell Carry or borrow system for arithmetic computations

Also Published As

Publication number Publication date
BE720342A (de) 1969-02-17
FR1581830A (de) 1969-09-19
SE300065B (de) 1968-04-01
DE1774771A1 (de) 1971-12-30
DK131406B (da) 1975-07-07
US3584207A (en) 1971-06-08
NL6812751A (de) 1969-03-11
DE1774771B2 (de) 1972-11-30
GB1171266A (en) 1969-11-19
DK131406C (de) 1975-12-01

Similar Documents

Publication Publication Date Title
JPS61204736A (ja) マルチビツト加算器
JPS5981736A (ja) デイジタル加算器の桁上げ信号発生回路
GB1129660A (en) Data processors
JPH07210368A (ja) 算術演算の結果として生じる正および負のオーバーフローのハードウェアによる効率的な取り扱い方法
NO120167B (de)
GB1070879A (en) Multipurpose logical matrix
JPS5822782B2 (ja) パタ−ン類似度計算装置
US3596074A (en) Serial by character multifunctional modular unit
JPS5838811B2 (ja) マルメソウチ
US3342983A (en) Parity checking and parity generating means for binary adders
EP0068109B1 (de) Verarbeitungschips einer arithmetischen und logischen Einheit
JPS6227412B2 (de)
GB1312791A (en) Arithmetic and logical units
US5991786A (en) Circuit and method for shifting or rotating operands of multiple size
JPH0346024A (ja) 浮動小数点演算器
JPH07107664B2 (ja) 乗算回路
JPH04350724A (ja) シフト量検出回路
GB1006868A (en) Data processing machine
JPH0464091B2 (de)
US3786490A (en) Reversible 2{40 s complement to sign-magnitude converter
JPH06348461A (ja) 剰余算出回路
US3207888A (en) Electronic circuit for complementing binary coded decimal numbers
GB1114503A (en) Improvements in or relating to data handling apparatus
GB1097085A (en) Parallel arithmetic units
JPS6231376B2 (de)