KR970030474A - 반도체 소자의 앝은 접합 형성방법 - Google Patents
반도체 소자의 앝은 접합 형성방법 Download PDFInfo
- Publication number
- KR970030474A KR970030474A KR1019950041042A KR19950041042A KR970030474A KR 970030474 A KR970030474 A KR 970030474A KR 1019950041042 A KR1019950041042 A KR 1019950041042A KR 19950041042 A KR19950041042 A KR 19950041042A KR 970030474 A KR970030474 A KR 970030474A
- Authority
- KR
- South Korea
- Prior art keywords
- film
- zirconium
- forming
- semiconductor device
- titanium
- Prior art date
Links
- 239000004065 semiconductor Substances 0.000 title claims abstract description 13
- 238000000034 method Methods 0.000 title claims abstract 17
- 230000015572 biosynthetic process Effects 0.000 title claims 3
- QCWXUUIWCKQGHC-UHFFFAOYSA-N Zirconium Chemical compound [Zr] QCWXUUIWCKQGHC-UHFFFAOYSA-N 0.000 claims abstract 16
- 229910052726 zirconium Inorganic materials 0.000 claims abstract 16
- 238000000151 deposition Methods 0.000 claims abstract 15
- 229910052719 titanium Inorganic materials 0.000 claims abstract 13
- 239000010936 titanium Substances 0.000 claims abstract 13
- RTAQQCXQSZGOHL-UHFFFAOYSA-N Titanium Chemical compound [Ti] RTAQQCXQSZGOHL-UHFFFAOYSA-N 0.000 claims abstract 12
- WEAMLHXSIBDPGN-UHFFFAOYSA-N (4-hydroxy-3-methylphenyl) thiocyanate Chemical compound CC1=CC(SC#N)=CC=C1O WEAMLHXSIBDPGN-UHFFFAOYSA-N 0.000 claims abstract 6
- 238000010438 heat treatment Methods 0.000 claims abstract 6
- 229910021355 zirconium silicide Inorganic materials 0.000 claims abstract 6
- 238000004140 cleaning Methods 0.000 claims abstract 5
- 229910021341 titanium silicide Inorganic materials 0.000 claims abstract 5
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 claims abstract 2
- 238000005530 etching Methods 0.000 claims abstract 2
- 239000011229 interlayer Substances 0.000 claims abstract 2
- 150000002500 ions Chemical class 0.000 claims abstract 2
- 238000002955 isolation Methods 0.000 claims abstract 2
- 229910021332 silicide Inorganic materials 0.000 claims abstract 2
- FVBUAEGBCNSCDD-UHFFFAOYSA-N silicide(4-) Chemical compound [Si-4] FVBUAEGBCNSCDD-UHFFFAOYSA-N 0.000 claims abstract 2
- 229910052710 silicon Inorganic materials 0.000 claims abstract 2
- 239000010703 silicon Substances 0.000 claims abstract 2
- 125000006850 spacer group Chemical group 0.000 claims abstract 2
- 239000000758 substrate Substances 0.000 claims abstract 2
- 230000008021 deposition Effects 0.000 claims 4
- 238000000313 electron-beam-induced deposition Methods 0.000 claims 2
- 230000008020 evaporation Effects 0.000 claims 2
- 238000001704 evaporation Methods 0.000 claims 2
- 239000010410 layer Substances 0.000 claims 2
- 239000002243 precursor Substances 0.000 claims 2
- 238000004544 sputter deposition Methods 0.000 claims 2
- VHUUQVKOLVNVRT-UHFFFAOYSA-N Ammonium hydroxide Chemical compound [NH4+].[OH-] VHUUQVKOLVNVRT-UHFFFAOYSA-N 0.000 claims 1
- KRHYYFGTRYWZRS-UHFFFAOYSA-N Fluorane Chemical compound F KRHYYFGTRYWZRS-UHFFFAOYSA-N 0.000 claims 1
- 235000011114 ammonium hydroxide Nutrition 0.000 claims 1
- 238000010367 cloning Methods 0.000 claims 1
- 239000012153 distilled water Substances 0.000 claims 1
- 238000005566 electron beam evaporation Methods 0.000 claims 1
- 229910000040 hydrogen fluoride Inorganic materials 0.000 claims 1
- QOSATHPSBFQAML-UHFFFAOYSA-N hydrogen peroxide;hydrate Chemical compound O.OO QOSATHPSBFQAML-UHFFFAOYSA-N 0.000 claims 1
- 229910052751 metal Inorganic materials 0.000 claims 1
- 239000002184 metal Substances 0.000 claims 1
- 239000011259 mixed solution Substances 0.000 claims 1
- XLYOFNOQVPJJNP-UHFFFAOYSA-N water Chemical compound O XLYOFNOQVPJJNP-UHFFFAOYSA-N 0.000 claims 1
- 239000002019 doping agent Substances 0.000 abstract 1
- 238000004519 manufacturing process Methods 0.000 abstract 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
- H01L21/28008—Making conductor-insulator-semiconductor electrodes
- H01L21/28017—Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon
- H01L21/28026—Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon characterised by the conductor
- H01L21/28035—Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon characterised by the conductor the final conductor layer next to the insulator being silicon, e.g. polysilicon, with or without impurities
- H01L21/28044—Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon characterised by the conductor the final conductor layer next to the insulator being silicon, e.g. polysilicon, with or without impurities the conductor comprising at least another non-silicon conductive layer
- H01L21/28052—Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon characterised by the conductor the final conductor layer next to the insulator being silicon, e.g. polysilicon, with or without impurities the conductor comprising at least another non-silicon conductive layer the conductor comprising a silicide layer formed by the silicidation reaction of silicon with a metal layer
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66568—Lateral single gate silicon transistors
- H01L29/66575—Lateral single gate silicon transistors where the source and drain or source and drain extensions are self-aligned to the sides of the gate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02109—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
- H01L21/02112—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer
- H01L21/02123—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon
- H01L21/02142—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon the material containing silicon and at least one metal element, e.g. metal silicate based insulators or metal silicon oxynitrides
- H01L21/02153—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon the material containing silicon and at least one metal element, e.g. metal silicate based insulators or metal silicon oxynitrides the material containing titanium, e.g. TiSiOx
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02109—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
- H01L21/02112—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer
- H01L21/02123—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon
- H01L21/02142—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon the material containing silicon and at least one metal element, e.g. metal silicate based insulators or metal silicon oxynitrides
- H01L21/02159—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon the material containing silicon and at least one metal element, e.g. metal silicate based insulators or metal silicon oxynitrides the material containing zirconium, e.g. ZrSiOx
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/26—Bombardment with radiation
- H01L21/263—Bombardment with radiation with high-energy radiation
- H01L21/2636—Bombardment with radiation with high-energy radiation for heating, e.g. electron beam heating
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
- H01L21/283—Deposition of conductive or insulating materials for electrodes conducting electric current
- H01L21/285—Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation
- H01L21/28506—Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation of conductive layers
- H01L21/28512—Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation of conductive layers on semiconductor bodies comprising elements of Group IV of the Periodic System
- H01L21/28518—Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation of conductive layers on semiconductor bodies comprising elements of Group IV of the Periodic System the conductive layers comprising silicides
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
- H01L21/283—Deposition of conductive or insulating materials for electrodes conducting electric current
- H01L21/285—Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation
- H01L21/28506—Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation of conductive layers
- H01L21/28512—Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation of conductive layers on semiconductor bodies comprising elements of Group IV of the Periodic System
- H01L21/2855—Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation of conductive layers on semiconductor bodies comprising elements of Group IV of the Periodic System by physical means, e.g. sputtering, evaporation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/3205—Deposition of non-insulating-, e.g. conductive- or resistive-, layers on insulating layers; After-treatment of these layers
- H01L21/32051—Deposition of metallic or metal-silicide layers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/324—Thermal treatment for modifying the properties of semiconductor bodies, e.g. annealing, sintering
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/76—Making of isolation regions between components
- H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
- H01L21/76224—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using trench refilling with dielectric materials
- H01L21/76229—Concurrent filling of a plurality of trenches having a different trench shape or dimension, e.g. rectangular and V-shaped trenches, wide and narrow trenches, shallow and deep trenches
Abstract
본 발명은 반도체소자의 얕은 접합 형성방법에 관한 것으로, 본 발명은 고집적 반도체 소자의 제조공정에서 필수적인 얕은 접함을 형성하기 위하여 게이트와 소오스/드레인인 형성될 영역의 상부에 지르코늄막을 증착한후 도펀트를 주입하고, 그 상부에 티타늄막을 증착한 후 실리사이드 공정을 진행함으로써 접합의 면저항, 접촉 저항 및 누설전류를 감소하는 반도체소자의 얕은 접합 형성방법을 제공한다. 이를 위하여 실리콘기판에 웰, 소자분리막, 게이트산화막, 게이트, 산화막스페이서를 형성하는 단계와, 전체 구조를 클리닝하는 단계와, 전체 구조의 상부에 지르코늄막을 증착하는 단계와, 상기 지르코늄막의 상부에서 이온을 주입하여 소오스/드레인의 접합부를 형성하는 단계와, 전체 구조의 표면을 클리닝하는 단계와, 전체 구조의 상부에 티타늄막을 증착하는 단계와, 상기 지르코늄막과 티타늄막을 제1차 단시간 급속 열처리하여 준 안정성 지르코늄실리사이드와, 준 안정성 티타늄실리사이드를 형성하는 단계와, 반응하지 않는 지르코늄막과 티타늄막을 식각하는 단계와, 상기 준 안정성 지르코늄실리사이드와 티타늄실리사이드를 제2차 단시간 급속 열처리하여 지르코늄실리사이드와, 안정성 티타늄실리사이드를 형성하는 단계와, 전체 구조의 상부에 층간절연막을 증착하고, 열처리하여 평탄화하는 단계를 포함한다.
Description
본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음
제3a도 내지 제3f는 본 발명의 실시예에 의해 반도체소자의 얕은 접합을 형성하는 단계를 도시한 단면도.
Claims (10)
- 실리콘기판에 웰, 소자분리막, 게이트산화막, 게이트, 산화막스페이서를 형성하는 단계와, 전체 구조를 클리닝하는 단계와, 전체 구조의 상부에 지르코늄막을 증착하는 단계와, 상기 지르코늄막의 상부에서 이온을 주입하여 소오스/드레인의 접합부을 형성하는 단계와, 전체 구조의 표면을 클리닝하는 단계와, 전체 구조의 상부에 티타늄막을 증착하는 단계와, 상기 지르코늄막과 티타늄막을 제1차 단시간 급속 열처리하여 지르코늄실리사이드와, 티타늄실리사이드를 형성하는 단계와, 반응하지 않는 지르코늄막과 티타늄막을 식각하는 단계와, 상기 제1차 열처리된 지르코늄실리사이드와 티타늄실리사이드를 제2차 단시간 금속 열처리하여 지르코늄실리사이드와, 티타늄실리사이드를 형성하는 단계와, 전체 구조의 상부에 층간절연막을 증착하고, 열처리하여 평탄화하는 단계를 포함하는 것을 특징으로 하는 반도체 소자의 얕은 접합 형성 방법.
- 제1항에 있어서, 지르코늄막을 증착하기 전에 구조를 클로닝할때, 불화수소를 사용하여 클리닝하는 것을 특징으로 하는 반도체소자의 얕은 접합 형성 방법.
- 제1항에 있어서, 상기 지르코늄막은 50 내지 200Å 두께로 증착하는 것을 특징으로 하는 반도체소자의 얕은 접합 형성 방법.
- 제1항에 있어서, 상기 지르코늄막을 증착할 때, RF 혹은 DC 스퍼터링법으로 증착온도 20 내지 500℃, 증착압력은 1 mtorr 내지 100 mtorr에서 전구체는 Zr/Ar(+N2)로 하여 증착하는 것을 특징으로 하는 반도체소자의 얕은 접합 형성 방법.
- 제1항에 있어서, 상기 지르코늄막을 증착할 때, 전자빔 증착빔으로 108내지 1011torr의 초고진공 상태에서 99.0% 이상의 고순도의 지르코늄을 전자빔증발시켜서 증착하는 것을 특징으로 하는 반도체소자의 얕은 접합 형성 방법.
- 제1항에 있어서, 상기 티타늄막은 100 내지 500Å 두께로 증착하는 것을 특징으로 하는 반도체소자의 얕은 접합 형성 방법.
- 제1항에 있어서, 상기 티타늄막을 증착할 때, RF 혹은 DC 스퍼터링법으로 증착온도 20 내지 500℃, 증착압력은 1 mtorr 내지 100 mtorr에서 전구체는 Ti/Ar(+N2)로 하여 증착하는 것을 특징으로 하는 반도체소자의 얕은 접합 형성 방법.
- 제1항에 있어서, 상기 티타늄막을 증착할 때, 전자빔 증착법으로 10-8내지 1011torr의 초고진공 상태에서 99.0% 이상의 고순도의 지르코늄을 전자빔 증발시켜서 증착하는 것을 특징으로 하는 반도체소자의 얕은 접합 형성 방법.
- 제1항에 있어서, 반응하지 않는 티타늄막과 지르코늄막을 제거할 때, 암모니아수, 과산화수소수, 증류수가 1:1:5의 비율로 혼합된 용액을 사용하여 제거하는 것을 특징으로 하는 반도체소자의 얕은 접합 형성 방법.
- 제1항에 있어서, 제1차 및 제2차 단시간 급속 열처리 대신에 제1차 및 제2차 퍼네이서 열처리법을 이용하는 것을 특징으로 하는 반도체소자의 얕은 접합 형성 방법.
Priority Applications (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1019950041042A KR0164072B1 (ko) | 1995-11-13 | 1995-11-13 | 반도체 소자의 얕은 접합 형성방법 |
US08/744,154 US5795808A (en) | 1995-11-13 | 1996-11-12 | Method for forming shallow junction for semiconductor device |
DE19646927A DE19646927C2 (de) | 1995-11-13 | 1996-11-13 | Verfahren zum Herstellen eines flachen Übergangs einer Halbleitervorrichtung |
JP08301727A JP3098198B2 (ja) | 1995-11-13 | 1996-11-13 | 半導体素子の浅い接合形成方法 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1019950041042A KR0164072B1 (ko) | 1995-11-13 | 1995-11-13 | 반도체 소자의 얕은 접합 형성방법 |
Publications (2)
Publication Number | Publication Date |
---|---|
KR970030474A true KR970030474A (ko) | 1997-06-26 |
KR0164072B1 KR0164072B1 (ko) | 1999-02-01 |
Family
ID=19433923
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
KR1019950041042A KR0164072B1 (ko) | 1995-11-13 | 1995-11-13 | 반도체 소자의 얕은 접합 형성방법 |
Country Status (4)
Country | Link |
---|---|
US (1) | US5795808A (ko) |
JP (1) | JP3098198B2 (ko) |
KR (1) | KR0164072B1 (ko) |
DE (1) | DE19646927C2 (ko) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR100395776B1 (ko) * | 2001-06-28 | 2003-08-21 | 동부전자 주식회사 | 반도체 소자의 실리사이드막 제조 방법 |
KR100691965B1 (ko) * | 2004-12-29 | 2007-03-09 | 동부일렉트로닉스 주식회사 | 반도체 소자 제조 방법 |
Families Citing this family (53)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH05238481A (ja) * | 1992-02-28 | 1993-09-17 | Soltec:Kk | 台船の水上位置制御方法及びそれに用いる移動スパット台船 |
US20040105999A1 (en) * | 1995-06-29 | 2004-06-03 | Stanley Abkowitz | Bi-metallic macro composite |
KR100245092B1 (ko) * | 1996-12-20 | 2000-02-15 | 김영환 | 초저접합을 갖는 반도체소자 제조방법 |
US6130144A (en) * | 1997-01-02 | 2000-10-10 | Texas Instruments Incorporated | Method for making very shallow junctions in silicon devices |
US6518155B1 (en) * | 1997-06-30 | 2003-02-11 | Intel Corporation | Device structure and method for reducing silicide encroachment |
TW332316B (en) * | 1997-07-22 | 1998-05-21 | Holtek Microelectronics Inc | Manufacturing method of MOS transistor with adjustable source/drain extension area |
US6037640A (en) | 1997-11-12 | 2000-03-14 | International Business Machines Corporation | Ultra-shallow semiconductor junction formation |
US6329257B1 (en) * | 1997-12-19 | 2001-12-11 | Advanced Micro Devices, Inc. | Method for laterally peaked source doping profiles for better erase control in flash memory devices |
US6303504B1 (en) * | 1998-02-26 | 2001-10-16 | Vlsi Technology, Inc. | Method of improving process robustness of nickel salicide in semiconductors |
US6156649A (en) * | 1998-04-14 | 2000-12-05 | Advanced Micro Devices, Inc. | Method of forming uniform sheet resistivity salicide |
US6030863A (en) * | 1998-09-11 | 2000-02-29 | Taiwan Semiconductor Manufacturing Company | Germanium and arsenic double implanted pre-amorphization process for salicide technology |
US6187617B1 (en) | 1999-07-29 | 2001-02-13 | International Business Machines Corporation | Semiconductor structure having heterogeneous silicide regions and method for forming same |
US7554829B2 (en) | 1999-07-30 | 2009-06-30 | Micron Technology, Inc. | Transmission lines for CMOS integrated circuits |
US6852167B2 (en) | 2001-03-01 | 2005-02-08 | Micron Technology, Inc. | Methods, systems, and apparatus for uniform chemical-vapor depositions |
US6844203B2 (en) | 2001-08-30 | 2005-01-18 | Micron Technology, Inc. | Gate oxides, and methods of forming |
US8026161B2 (en) | 2001-08-30 | 2011-09-27 | Micron Technology, Inc. | Highly reliable amorphous high-K gate oxide ZrO2 |
US6900122B2 (en) * | 2001-12-20 | 2005-05-31 | Micron Technology, Inc. | Low-temperature grown high-quality ultra-thin praseodymium gate dielectrics |
US6953730B2 (en) | 2001-12-20 | 2005-10-11 | Micron Technology, Inc. | Low-temperature grown high quality ultra-thin CoTiO3 gate dielectrics |
US6767795B2 (en) * | 2002-01-17 | 2004-07-27 | Micron Technology, Inc. | Highly reliable amorphous high-k gate dielectric ZrOXNY |
US6812100B2 (en) | 2002-03-13 | 2004-11-02 | Micron Technology, Inc. | Evaporation of Y-Si-O films for medium-k dielectrics |
US7045430B2 (en) | 2002-05-02 | 2006-05-16 | Micron Technology Inc. | Atomic layer-deposited LaAlO3 films for gate dielectrics |
US7160577B2 (en) | 2002-05-02 | 2007-01-09 | Micron Technology, Inc. | Methods for atomic-layer deposition of aluminum oxides in integrated circuits |
US7135421B2 (en) | 2002-06-05 | 2006-11-14 | Micron Technology, Inc. | Atomic layer-deposited hafnium aluminum oxide |
US7205218B2 (en) | 2002-06-05 | 2007-04-17 | Micron Technology, Inc. | Method including forming gate dielectrics having multiple lanthanide oxide layers |
US6804136B2 (en) * | 2002-06-21 | 2004-10-12 | Micron Technology, Inc. | Write once read only memory employing charge trapping in insulators |
US7193893B2 (en) | 2002-06-21 | 2007-03-20 | Micron Technology, Inc. | Write once read only memory employing floating gates |
US7847344B2 (en) * | 2002-07-08 | 2010-12-07 | Micron Technology, Inc. | Memory utilizing oxide-nitride nanolaminates |
US7221586B2 (en) | 2002-07-08 | 2007-05-22 | Micron Technology, Inc. | Memory utilizing oxide nanolaminates |
US7221017B2 (en) * | 2002-07-08 | 2007-05-22 | Micron Technology, Inc. | Memory utilizing oxide-conductor nanolaminates |
US6921702B2 (en) * | 2002-07-30 | 2005-07-26 | Micron Technology Inc. | Atomic layer deposited nanolaminates of HfO2/ZrO2 films as gate dielectrics |
US6884739B2 (en) * | 2002-08-15 | 2005-04-26 | Micron Technology Inc. | Lanthanide doped TiOx dielectric films by plasma oxidation |
US6790791B2 (en) | 2002-08-15 | 2004-09-14 | Micron Technology, Inc. | Lanthanide doped TiOx dielectric films |
US6967154B2 (en) | 2002-08-26 | 2005-11-22 | Micron Technology, Inc. | Enhanced atomic layer deposition |
US7199023B2 (en) * | 2002-08-28 | 2007-04-03 | Micron Technology, Inc. | Atomic layer deposited HfSiON dielectric films wherein each precursor is independendently pulsed |
US7084078B2 (en) | 2002-08-29 | 2006-08-01 | Micron Technology, Inc. | Atomic layer deposited lanthanide doped TiOx dielectric films |
US6958302B2 (en) | 2002-12-04 | 2005-10-25 | Micron Technology, Inc. | Atomic layer deposited Zr-Sn-Ti-O films using TiI4 |
US7101813B2 (en) * | 2002-12-04 | 2006-09-05 | Micron Technology Inc. | Atomic layer deposited Zr-Sn-Ti-O films |
US7183186B2 (en) | 2003-04-22 | 2007-02-27 | Micro Technology, Inc. | Atomic layer deposited ZrTiO4 films |
US20050233477A1 (en) * | 2004-03-05 | 2005-10-20 | Tokyo Electron Limited | Substrate processing apparatus, substrate processing method, and program for implementing the method |
US7498247B2 (en) | 2005-02-23 | 2009-03-03 | Micron Technology, Inc. | Atomic layer deposition of Hf3N4/HfO2 films as gate dielectrics |
US7687409B2 (en) | 2005-03-29 | 2010-03-30 | Micron Technology, Inc. | Atomic layer deposited titanium silicon oxide films |
US7662729B2 (en) | 2005-04-28 | 2010-02-16 | Micron Technology, Inc. | Atomic layer deposition of a ruthenium layer to a lanthanide oxide dielectric layer |
US7172954B2 (en) * | 2005-05-05 | 2007-02-06 | Infineon Technologies Ag | Implantation process in semiconductor fabrication |
JP4455427B2 (ja) * | 2005-06-29 | 2010-04-21 | 株式会社東芝 | 半導体装置及びその製造方法 |
US7927948B2 (en) | 2005-07-20 | 2011-04-19 | Micron Technology, Inc. | Devices with nanocrystals and methods of formation |
US7709402B2 (en) | 2006-02-16 | 2010-05-04 | Micron Technology, Inc. | Conductive layers for hafnium silicon oxynitride films |
US7749877B2 (en) * | 2006-03-07 | 2010-07-06 | Siliconix Technology C. V. | Process for forming Schottky rectifier with PtNi silicide Schottky barrier |
US7696019B2 (en) * | 2006-03-09 | 2010-04-13 | Infineon Technologies Ag | Semiconductor devices and methods of manufacturing thereof |
US7563730B2 (en) | 2006-08-31 | 2009-07-21 | Micron Technology, Inc. | Hafnium lanthanide oxynitride films |
ES2593464T3 (es) | 2010-12-30 | 2016-12-09 | Ventana Medical Systems, Inc. | Deposición potenciada de cromógenos utilizando análogos de pirimidina |
US8666919B2 (en) | 2011-07-29 | 2014-03-04 | Accenture Global Services Limited | Data quality management for profiling, linking, cleansing and migrating data |
RU2710479C1 (ru) * | 2019-04-05 | 2019-12-26 | Федеральное государственное автономное образовательное учреждение высшего образования "Национальный исследовательский Нижегородский государственный университет им. Н.И. Лобачевского" | Способ формирования гексагональной фазы кремния путём имплантации ионов криптона в плёнку оксида кремния на пластине монокристаллического кремния |
JP2022032659A (ja) | 2020-08-13 | 2022-02-25 | 東京エレクトロン株式会社 | 半導体装置の電極部及びその製造方法 |
Family Cites Families (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4310568A (en) * | 1976-12-29 | 1982-01-12 | International Business Machines Corporation | Method of fabricating improved Schottky barrier contacts |
JPS61214427A (ja) * | 1985-03-19 | 1986-09-24 | Nippon Gakki Seizo Kk | 半導体装置の電極形成法 |
US5217924A (en) * | 1989-05-12 | 1993-06-08 | Texas Instruments Incorporated | Method for forming shallow junctions with a low resistivity silicide layer |
US5041394A (en) * | 1989-09-11 | 1991-08-20 | Texas Instruments Incorporated | Method for forming protective barrier on silicided regions |
US5510295A (en) * | 1993-10-29 | 1996-04-23 | International Business Machines Corporation | Method for lowering the phase transformation temperature of a metal silicide |
JPH0837164A (ja) * | 1994-07-21 | 1996-02-06 | Nec Corp | 半導体装置の製造方法 |
-
1995
- 1995-11-13 KR KR1019950041042A patent/KR0164072B1/ko not_active IP Right Cessation
-
1996
- 1996-11-12 US US08/744,154 patent/US5795808A/en not_active Expired - Lifetime
- 1996-11-13 DE DE19646927A patent/DE19646927C2/de not_active Expired - Fee Related
- 1996-11-13 JP JP08301727A patent/JP3098198B2/ja not_active Expired - Fee Related
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR100395776B1 (ko) * | 2001-06-28 | 2003-08-21 | 동부전자 주식회사 | 반도체 소자의 실리사이드막 제조 방법 |
KR100691965B1 (ko) * | 2004-12-29 | 2007-03-09 | 동부일렉트로닉스 주식회사 | 반도체 소자 제조 방법 |
Also Published As
Publication number | Publication date |
---|---|
JP3098198B2 (ja) | 2000-10-16 |
US5795808A (en) | 1998-08-18 |
KR0164072B1 (ko) | 1999-02-01 |
DE19646927A1 (de) | 1997-05-15 |
JPH09171969A (ja) | 1997-06-30 |
DE19646927C2 (de) | 2003-10-23 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR970030474A (ko) | 반도체 소자의 앝은 접합 형성방법 | |
US5633522A (en) | CMOS transistor with two-layer inverse-T tungsten gate | |
KR100282413B1 (ko) | 아산화질소 가스를 이용한 박막 형성 방법 | |
US6448127B1 (en) | Process for formation of ultra-thin base oxide in high k/oxide stack gate dielectrics of mosfets | |
JPH02230739A (ja) | 耐火金属の付着方法 | |
JPS6010773A (ja) | 1素子型fet−記憶キヤパシタ回路の形成方法 | |
KR20030044800A (ko) | 저저항 게이트 전극을 구비하는 반도체 장치 | |
JP2000188400A (ja) | 半導体デバイスを形成する方法 | |
JPH07211668A (ja) | 半導体デバイスの導電層、mosfet及びそれらの製造方法 | |
US6171941B1 (en) | Method for fabricating capacitor of semiconductor memory device using titanium aluminum nitride as diffusion-inhibiting layer | |
US5610098A (en) | N-INP Schottky diode structure and a method of making the same | |
US5021358A (en) | Semiconductor fabrication process using sacrificial oxidation to reduce tunnel formation during tungsten deposition | |
JP2864658B2 (ja) | 薄膜トランジスタの製造方法 | |
JPH07263674A (ja) | 電界効果型半導体装置とその製造方法 | |
JPH07161996A (ja) | 絶縁ゲート型電界効果半導体装置及びその製造方法 | |
JPH06104424A (ja) | ショットキバリヤ型ダイオード及びその製造方法 | |
JPH0529255A (ja) | 半導体装置及びその製造方法 | |
EP0292042B1 (en) | Semiconductor fabrication process using sacrificial oxidation to reduce tunnel formation during tungsten deposition | |
KR100274748B1 (ko) | 반도체소자의 장벽 금속막 형성방법 | |
JP2739593B2 (ja) | 半導体装置の製造法 | |
JPH11297988A (ja) | 金属シリサイドのスパイキング効果を防止するゲート電極製造方法 | |
KR960011816B1 (ko) | 반도체소자의 캐패시터 및 그의 제조방법 | |
KR100515076B1 (ko) | 반도체 소자의 확산방지막 형성 방법 | |
JPS63262840A (ja) | チタンシリサイド接合形成法 | |
KR0130865B1 (ko) | 반도체 소자의 실리사이드막 형성방법 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A201 | Request for examination | ||
E701 | Decision to grant or registration of patent right | ||
GRNT | Written decision to grant | ||
FPAY | Annual fee payment |
Payment date: 20110825 Year of fee payment: 14 |
|
FPAY | Annual fee payment |
Payment date: 20120824 Year of fee payment: 15 |
|
LAPS | Lapse due to unpaid annual fee |