KR910015144A - 매체 호출 제어기 - Google Patents
매체 호출 제어기 Download PDFInfo
- Publication number
- KR910015144A KR910015144A KR1019900022361A KR900022361A KR910015144A KR 910015144 A KR910015144 A KR 910015144A KR 1019900022361 A KR1019900022361 A KR 1019900022361A KR 900022361 A KR900022361 A KR 900022361A KR 910015144 A KR910015144 A KR 910015144A
- Authority
- KR
- South Korea
- Prior art keywords
- data
- input
- input data
- units
- stored
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L12/00—Data switching networks
- H04L12/28—Data switching networks characterised by path configuration, e.g. LAN [Local Area Networks] or WAN [Wide Area Networks]
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L49/00—Packet switching elements
- H04L49/90—Buffering arrangements
- H04L49/901—Buffering arrangements using storage descriptor, e.g. read or write pointers
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C15/00—Digital stores in which information comprising one or more characteristic parts is written into the store and in which information is read-out by searching for one or more of these characteristic parts, i.e. associative or content-addressed stores
- G11C15/04—Digital stores in which information comprising one or more characteristic parts is written into the store and in which information is read-out by searching for one or more of these characteristic parts, i.e. associative or content-addressed stores using semiconductor elements
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L12/00—Data switching networks
- H04L12/28—Data switching networks characterised by path configuration, e.g. LAN [Local Area Networks] or WAN [Wide Area Networks]
- H04L12/46—Interconnection of networks
- H04L12/4604—LAN interconnection over a backbone network, e.g. Internet, Frame Relay
- H04L12/462—LAN interconnection over a bridge based backbone
- H04L12/4625—Single bridge functionality, e.g. connection of two networks over a single bridge
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L45/00—Routing or path finding of packets in data switching networks
- H04L45/74—Address processing for routing
- H04L45/745—Address table lookup; Address filtering
- H04L45/7453—Address table lookup; Address filtering using hashing
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L49/00—Packet switching elements
- H04L49/90—Buffering arrangements
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L49/00—Packet switching elements
- H04L49/90—Buffering arrangements
- H04L49/9057—Arrangements for supporting packet reassembly or resequencing
Landscapes
- Engineering & Computer Science (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Data Exchanges In Wide-Area Networks (AREA)
- Small-Scale Networks (AREA)
- Computer And Data Communications (AREA)
Abstract
내용 없음
Description
본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음
제6도는 단순화된 기능적인 블록 다이어 그램 형태로 본 발명에 따른 매체 호출 제어기를 예시한 도면, 제7도는 단순화된 기능적인 블록 다이어 그램 형태로 본 발명에 따른 호출 제어기의 내용 주소화 기억장치를 예시한 도면, 제8도는 논리 및 계략적인 다이어 그램 형태로 본 발명에 따른 매체 호출 제어기의 내용 주소와 기억장치(CAM)에 사용되는 CAM셀을 예시한 도면.
Claims (4)
- 복수개의 2진 비트를 각기 포함하는 복수개의 데이타 단위를 저장하여 다른 데이타 단위와 비교하는 내용 주소화 기억 장치에 있어서, 각기 상호 유일한 것일 수 있는 복수개의 기준 데이타 단위를 미리 저장하는 복수개의 기준 데이타 저장 수단, 입력 데이타 단위를 각기 저장하는 복수개의 입력 데이타 저장 수단, 상기 저장된 입력 데이타 단위를 상기 복수개의 미리 저장된 기준 데이타 단위중 각각의 기준 데이타 단위와 동시에 비교하는 복수개의 데이타 비교 수단, 상기 저장된 입력 데이타 단위가 상기 복수개의 미리 저장된 기준 데이타 단위중 어느한 기준 데이타 단위와 정합하는지를 나타내는 정합 표시 수단을 포함하는 내용 주소화 기억장치.
- 입력 데이타를 수신하는 데이타 수신 수단 및 상기 수신된 데이타를 저장하는 데이타 저장 수단을 지니는 네트워크 브리지에 있어서, 기준 데이타를 미리 저장하는 데이타 저장수단, 상기 미리 저장된 기준 데이타와 비교하도록 상기입력데이타를 이 입력 데이타의 상태에 의존하여 선택적으로 인출하는 데이타 인출수단, 상기 인출된 입력 데이타를 상기 미리 저장된 기준 데이타와 배교하는 데이타 비교 수단, 상기 인출된 입력 데이타가 상기 미리 저장된 기준 데이타와 정합하는 차를 나타내는 데이타 표시 수단, 상기 인출된 데이타가 상기 미리 저장된 기준 데이타와 정합하는 지를 기초로하며 더우기 입력 데이타를 선택적으로 거부하는 데이타 거부 수단을 포함하는 네트워크 브리지.
- 입력 데이타 신호를 지니며 입력 익스클루시브-OR게이트를 포함하는 복수개의 익스클루시브-OR 게이트 및 복수개의 스프트 레지스터를 구비하는 순환 여유 검사 회로에 있어서, 상기 익스클루시브-OR 게이트의 출력이 선택적으로 상기 익스클루시브-OR게이트의 활성 입력 다음에 오도록 동작상 연결되는 복수개의 AND게이트, 상기 입력 데이타 신호가 상기 입력 익스클루시브-OR게이트를 바이패스할 수 있도록 동작상 연결되는 멀티플렉서를 포함하는 순환 여유 검사 회로.
- 바이트 크기 단위로 입력 데이타를 저장하는 선입선출 기억 장치에 있어서, 관련된 유효성 표시 요소를 각기 지니는 저장된 입력 데이타 바이트 각각이 유효한 데이타를 표시하는지를 나타내도록 복수개의 유효성 표시 요소를 생성하는 유효 수단, 상기 저장된 입력 데이타 바이트가 유효한 데이타를 표시하는 지를 나타내도록 유효성 표시 요소를 지니는 그러한 저장 입력 데이타 바이트만을 판독하는 데이타 판독수단을 포함하는 선입 선출 기억장치.※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1019990002810A KR100250784B1 (ko) | 1990-01-02 | 1999-01-29 | 컴퓨터 네트워크 브리지 회로 |
KR1019990002812A KR100250785B1 (ko) | 1990-01-02 | 1999-01-29 | 선입 선출 메모리 회로 |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US45943990A | 1990-01-02 | 1990-01-02 | |
US459,439 | 1995-06-02 |
Related Child Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
KR1019990002812A Division KR100250785B1 (ko) | 1990-01-02 | 1999-01-29 | 선입 선출 메모리 회로 |
KR1019990002810A Division KR100250784B1 (ko) | 1990-01-02 | 1999-01-29 | 컴퓨터 네트워크 브리지 회로 |
Publications (2)
Publication Number | Publication Date |
---|---|
KR910015144A true KR910015144A (ko) | 1991-08-31 |
KR100216857B1 KR100216857B1 (ko) | 1999-09-01 |
Family
ID=23824775
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
KR1019900022361A KR100216857B1 (ko) | 1990-01-02 | 1990-12-29 | 내용 어드레스 메모리 장치 |
Country Status (4)
Country | Link |
---|---|
US (2) | US5164943A (ko) |
EP (1) | EP0436194A3 (ko) |
JP (1) | JPH04211851A (ko) |
KR (1) | KR100216857B1 (ko) |
Families Citing this family (64)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5490258A (en) * | 1991-07-29 | 1996-02-06 | Fenner; Peter R. | Associative memory for very large key spaces |
US5860136A (en) * | 1989-06-16 | 1999-01-12 | Fenner; Peter R. | Method and apparatus for use of associated memory with large key spaces |
US5842224A (en) * | 1989-06-16 | 1998-11-24 | Fenner; Peter R. | Method and apparatus for source filtering data packets between networks of differing media |
US5245617A (en) * | 1990-01-02 | 1993-09-14 | National Semiconductor Corporation | First-in, first-out memory circuit |
US5305321A (en) * | 1992-02-24 | 1994-04-19 | Advanced Micro Devices | Ethernet media access controller with external address detection interface and associated method |
JP2868141B2 (ja) * | 1992-03-16 | 1999-03-10 | 株式会社日立製作所 | ディスクアレイ装置 |
US5721954A (en) * | 1992-04-13 | 1998-02-24 | At&T Global Information Solutions Company | Intelligent SCSI-2/DMA processor |
US5410754A (en) * | 1993-07-22 | 1995-04-25 | Minute Makers, Inc. | Bi-directional wire-line to local area network interface and method |
ATE211564T1 (de) * | 1993-07-28 | 2002-01-15 | 3Com Corp | Netzwerkstation mit mehreren netzwerkadressen |
US5754764A (en) * | 1994-02-22 | 1998-05-19 | National Semiconductor Corp. | Combination of input output circuitry and local area network systems |
EP0675616A3 (en) * | 1994-03-04 | 1995-11-29 | At & T Corp | Local network. |
US5764895A (en) * | 1995-01-11 | 1998-06-09 | Sony Corporation | Method and apparatus for directing data packets in a local area network device having a plurality of ports interconnected by a high-speed communication bus |
US6256313B1 (en) | 1995-01-11 | 2001-07-03 | Sony Corporation | Triplet architecture in a multi-port bridge for a local area network |
US5884040A (en) * | 1995-01-11 | 1999-03-16 | Sony Corporation | Per-packet jamming in a multi-port bridge for a local area network |
US5857075A (en) * | 1995-01-11 | 1999-01-05 | Sony Corporation | Method and integrated circuit for high-bandwidth network server interfacing to a local area network |
US5940597A (en) * | 1995-01-11 | 1999-08-17 | Sony Corporation | Method and apparatus for periodically updating entries in a content addressable memory |
US5859848A (en) * | 1995-01-26 | 1999-01-12 | Canon Kabushiki Kaisha | Asynchronous transfer mode packet conversion to one of plural formats |
US5784373A (en) * | 1995-02-23 | 1998-07-21 | Matsushita Electric Works, Ltd. | Switching device for LAN |
US5796738A (en) * | 1995-03-13 | 1998-08-18 | Compaq Computer Corporation | Multiport repeater with collision detection and jam signal generation |
US5633865A (en) * | 1995-03-31 | 1997-05-27 | Netvantage | Apparatus for selectively transferring data packets between local area networks |
US5634118A (en) * | 1995-04-10 | 1997-05-27 | Exponential Technology, Inc. | Splitting a floating-point stack-exchange instruction for merging into surrounding instructions by operand translation |
US5742602A (en) * | 1995-07-12 | 1998-04-21 | Compaq Computer Corporation | Adaptive repeater system |
FR2741466B1 (fr) * | 1995-11-22 | 1998-01-16 | Matra Mhs | Dispositif de filtrage de messages incidents dans un controleur de noeud de reseau informatique |
US5732209A (en) * | 1995-11-29 | 1998-03-24 | Exponential Technology, Inc. | Self-testing multi-processor die with internal compare points |
US5742833A (en) * | 1995-11-30 | 1998-04-21 | International Business Machines Corporation | Programmable power management system and method for network computer stations |
US20030110344A1 (en) * | 1996-09-18 | 2003-06-12 | Andre Szczepanek | Communications systems, apparatus and methods |
US6133846A (en) * | 1996-10-01 | 2000-10-17 | Honeywell Inc. | Low cost redundant communications system |
DE19645057C2 (de) * | 1996-10-31 | 1999-11-25 | Sgs Thomson Microelectronics | Vorrichtung zur Selektion von Adressenwörtern mittels Demultiplex-Decodierung |
US6076115A (en) * | 1997-02-11 | 2000-06-13 | Xaqti Corporation | Media access control receiver and network management system |
US6108713A (en) * | 1997-02-11 | 2000-08-22 | Xaqti Corporation | Media access control architectures and network management systems |
US6085248A (en) * | 1997-02-11 | 2000-07-04 | Xaqtu Corporation | Media access control transmitter and parallel network management system |
US6377998B2 (en) | 1997-08-22 | 2002-04-23 | Nortel Networks Limited | Method and apparatus for performing frame processing for a network |
US6442168B1 (en) | 1997-09-17 | 2002-08-27 | Sony Corporation | High speed bus structure in a multi-port bridge for a local area network |
US6301256B1 (en) | 1997-09-17 | 2001-10-09 | Sony Corporation | Selection technique for preventing a source port from becoming a destination port in a multi-port bridge for a local area network |
US6617879B1 (en) | 1997-09-17 | 2003-09-09 | Sony Corporation | Transparently partitioned communication bus for multi-port bridge for a local area network |
US6308218B1 (en) | 1997-09-17 | 2001-10-23 | Sony Corporation | Address look-up mechanism in a multi-port bridge for a local area network |
US6157951A (en) * | 1997-09-17 | 2000-12-05 | Sony Corporation | Dual priority chains for data-communication ports in a multi-port bridge for a local area network |
US6363067B1 (en) | 1997-09-17 | 2002-03-26 | Sony Corporation | Staged partitioned communication bus for a multi-port bridge for a local area network |
US6751225B1 (en) | 1997-09-17 | 2004-06-15 | Sony Corporation | Port within a multi-port bridge including a buffer for storing routing information for data packets received in the port |
US6292762B1 (en) * | 1998-07-13 | 2001-09-18 | Compaq Computer Corporation | Method for determining a random permutation of variables by applying a test function |
KR100577148B1 (ko) * | 1998-11-28 | 2006-07-25 | 엘지전자 주식회사 | 이더넷 컨트롤러의 어드레스검출장치 및 검출방법 |
WO2001033771A1 (fr) * | 1999-11-01 | 2001-05-10 | Sony Corporation | Systeme et procede de transmission d'information, emetteur et recepteur, dispositif et procede de traitement de donnees ainsi que support enregistre |
US6581168B1 (en) * | 1999-12-29 | 2003-06-17 | Advanced Micro Devices, Inc. | Method and apparatus for automatic receive verification |
JP2001203739A (ja) * | 2000-01-18 | 2001-07-27 | Fujitsu Ltd | 通信経路制御方法及びその装置 |
US6396803B2 (en) | 2000-06-29 | 2002-05-28 | California Amplifier, Inc. | Modulation methods and structures for wireless communication systems and transceivers |
US7010636B1 (en) * | 2000-09-29 | 2006-03-07 | Fluke Networks, Inc. | Method and apparatus for rapid data transfer between dis-similar devices |
US7213265B2 (en) * | 2000-11-15 | 2007-05-01 | Lockheed Martin Corporation | Real time active network compartmentalization |
US7225467B2 (en) * | 2000-11-15 | 2007-05-29 | Lockheed Martin Corporation | Active intrusion resistant environment of layered object and compartment keys (airelock) |
US8375415B2 (en) * | 2001-03-19 | 2013-02-12 | General Instrument Corporation | Dynamic upstream amplifier power management |
US6996657B1 (en) * | 2002-03-21 | 2006-02-07 | Advanced Micro Devices, Inc. | Apparatus for providing packets in a peripheral interface circuit of an I/O node of a computer system |
US7376235B2 (en) * | 2002-04-30 | 2008-05-20 | Microsoft Corporation | Methods and systems for frustrating statistical attacks by injecting pseudo data into a data system |
US6983342B2 (en) * | 2002-10-08 | 2006-01-03 | Lsi Logic Corporation | High speed OC-768 configurable link layer chip |
US7146643B2 (en) * | 2002-10-29 | 2006-12-05 | Lockheed Martin Corporation | Intrusion detection accelerator |
US20040083466A1 (en) * | 2002-10-29 | 2004-04-29 | Dapp Michael C. | Hardware parser accelerator |
US20070061884A1 (en) * | 2002-10-29 | 2007-03-15 | Dapp Michael C | Intrusion detection accelerator |
US7080094B2 (en) * | 2002-10-29 | 2006-07-18 | Lockheed Martin Corporation | Hardware accelerated validating parser |
JP3880934B2 (ja) * | 2003-01-28 | 2007-02-14 | Necエレクトロニクス株式会社 | Crc符号生成方法 |
US20040172234A1 (en) * | 2003-02-28 | 2004-09-02 | Dapp Michael C. | Hardware accelerator personality compiler |
US6990423B2 (en) * | 2003-06-25 | 2006-01-24 | Teradyne, Inc. | Apparatus and method for testing non-deterministic device data |
US7434150B1 (en) * | 2004-03-03 | 2008-10-07 | Marvell Israel (M.I.S.L.) Ltd. | Methods, circuits, architectures, software and systems for determining a data transmission error and/or checking or confirming such error determinations |
US7360142B1 (en) | 2004-03-03 | 2008-04-15 | Marvell Semiconductor Israel Ltd. | Methods, architectures, circuits, software and systems for CRC determination |
US7293206B2 (en) * | 2004-09-13 | 2007-11-06 | Avago Technologies General Ip (Singapore) Pte. Ltd. | Test data pattern for testing a CRC algorithm |
KR101502759B1 (ko) * | 2012-03-30 | 2015-03-24 | 한국전자통신연구원 | 데이터 송신 장치, 데이터 수신 장치 및 데이터 전송 방법 |
EP4409853A1 (en) * | 2021-09-30 | 2024-08-07 | Telefonaktiebolaget LM Ericsson (publ) | Handling an updated network function profile |
Family Cites Families (19)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
FR2558321A1 (fr) * | 1984-01-13 | 1985-07-19 | Philips Ind Commerciale | Dispositif programmable de filtrage deterministe de messages |
US4593393A (en) * | 1984-02-06 | 1986-06-03 | Motorola, Inc. | Quasi parallel cyclic redundancy checker |
JPS61264835A (ja) * | 1985-05-17 | 1986-11-22 | Kawamura Denki Sangyo Kk | 光フアイバ−デ−タリンクシステム |
US4730308A (en) * | 1985-10-04 | 1988-03-08 | International Business Machines Corporation | Interface between a computer bus and a serial packet link |
EP0222584A3 (en) * | 1985-11-08 | 1989-07-19 | University Of Salford | A bridge for and a method for routeing signals between local area networks |
US4720830A (en) * | 1985-12-02 | 1988-01-19 | Advanced Micro Devices, Inc. | CRC calculation apparatus having reduced output bus size |
US4737953A (en) * | 1986-08-04 | 1988-04-12 | General Electric Company | Local area network bridge |
US4809273A (en) * | 1987-01-29 | 1989-02-28 | International Business Machines Corporation | Device for verifying operation of a checking code generator |
US4933846A (en) * | 1987-04-24 | 1990-06-12 | Network Systems Corporation | Network communications adapter with dual interleaved memory banks servicing multiple processors |
US4903016A (en) * | 1987-07-07 | 1990-02-20 | Ricoh Company, Ltd. | Communication control unit |
US4787083A (en) * | 1987-09-30 | 1988-11-22 | Nitsuko Limited | Bus-method communication network system capable of seizing transmission right by using timer means at each station |
JPH01185044A (ja) * | 1988-01-19 | 1989-07-24 | Mitsubishi Electric Corp | 端末識別子管理回路 |
EP0331190B1 (en) * | 1988-03-04 | 1996-01-03 | Nec Corporation | Method for controlling address parameters for interconnecting LAN and ISDN |
US4916692A (en) * | 1988-03-14 | 1990-04-10 | Racal Data Communications Inc. | TDM bus controller |
JPH01255340A (ja) * | 1988-04-05 | 1989-10-12 | Hitachi Ltd | マルチネツトワークシステム |
US4885584A (en) * | 1988-04-07 | 1989-12-05 | Zilog, Inc. | Serializer system with variable character length capabilities |
JPH03219725A (ja) * | 1988-10-28 | 1991-09-27 | Mitsubishi Electric Corp | 誤り検査コード生成装置および伝送誤り検出装置 |
US5050165A (en) * | 1989-06-01 | 1991-09-17 | Seiko Instruments Inc. | Bridge circuit for interconnecting networks |
US5058109A (en) * | 1989-06-28 | 1991-10-15 | Digital Equipment Corporation | Exclusionary network adapter apparatus and related method |
-
1990
- 1990-12-20 EP EP19900124997 patent/EP0436194A3/en not_active Withdrawn
- 1990-12-28 JP JP2418537A patent/JPH04211851A/ja active Pending
- 1990-12-29 KR KR1019900022361A patent/KR100216857B1/ko not_active IP Right Cessation
-
1992
- 1992-03-06 US US07/847,357 patent/US5164943A/en not_active Expired - Lifetime
-
1993
- 1993-07-16 US US08/093,458 patent/US5379289A/en not_active Expired - Lifetime
Also Published As
Publication number | Publication date |
---|---|
US5379289A (en) | 1995-01-03 |
KR100216857B1 (ko) | 1999-09-01 |
EP0436194A2 (en) | 1991-07-10 |
JPH04211851A (ja) | 1992-08-03 |
US5164943A (en) | 1992-11-17 |
EP0436194A3 (en) | 1992-12-16 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR910015144A (ko) | 매체 호출 제어기 | |
KR950034265A (ko) | 연상메모리 | |
KR910010534A (ko) | 반도체 기억장치의 용장회로 | |
KR840006092A (ko) | 기억보호 검사방법 및 그 수행회로 | |
KR840008849A (ko) | 버퍼 기억장치 제어 시스템 | |
KR840005958A (ko) | 디지탈 전송시스템의 정열기 | |
KR900005469A (ko) | 시리얼 입출력 반도체 메모리 | |
DE69210527D1 (de) | Sicherheitsgerät für Ringnetzwerk | |
KR860000594A (ko) | 버퍼기억장치용 태그 제어회로 | |
JPS6141028B2 (ko) | ||
KR920013452A (ko) | 순차 메모리 | |
KR920003314A (ko) | 반도체 메모리장치 | |
KR890012316A (ko) | 프로그램가능한 메모리 데이터 보호회로 | |
KR910006852A (ko) | 메모리 제어 시스템 및 방법 | |
SU1587537A1 (ru) | Устройство дл обслуживани сообщений | |
SU741258A1 (ru) | Устройство дл ввода информации | |
KR920018768A (ko) | 고유의 버스트 검색 기능을 가진 데이타 저장 시스템 | |
SU1399770A1 (ru) | Устройство дл поиска информации в пам ти | |
SU1363309A1 (ru) | Буферное запоминающее устройство | |
RU2055391C1 (ru) | Запоминающее устройство | |
KR970025176A (ko) | 영상 압축 및 복원장치에 있어서 가변길이 복호화된 데이타 재배열방법 및 회로 | |
SU964731A1 (ru) | Буферное запоминающее устройство | |
SU646373A1 (ru) | Ассоциативное запоминающее устройство | |
KR960025717A (ko) | Fifo의 데이타 입출력 방법 | |
SU651416A1 (ru) | Ассоциативное запоминающее устройство |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A201 | Request for examination | ||
E902 | Notification of reason for refusal | ||
E902 | Notification of reason for refusal | ||
A107 | Divisional application of patent | ||
E701 | Decision to grant or registration of patent right | ||
GRNT | Written decision to grant | ||
FPAY | Annual fee payment |
Payment date: 20080529 Year of fee payment: 10 |
|
LAPS | Lapse due to unpaid annual fee |