JPS59132500A - 2ビツト誤り訂正方式 - Google Patents
2ビツト誤り訂正方式Info
- Publication number
- JPS59132500A JPS59132500A JP58006947A JP694783A JPS59132500A JP S59132500 A JPS59132500 A JP S59132500A JP 58006947 A JP58006947 A JP 58006947A JP 694783 A JP694783 A JP 694783A JP S59132500 A JPS59132500 A JP S59132500A
- Authority
- JP
- Japan
- Prior art keywords
- syndrome
- data
- bit
- error
- bits
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
- G06F11/08—Error detection or correction by redundancy in data representation, e.g. by using checking codes
- G06F11/10—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's
- G06F11/1076—Parity data used in redundant arrays of independent storages, e.g. in RAID systems
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
- G06F11/08—Error detection or correction by redundancy in data representation, e.g. by using checking codes
- G06F11/10—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's
- G06F11/1008—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's in individual solid state devices
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Quality & Reliability (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Detection And Correction Of Errors (AREA)
- Techniques For Improving Reliability Of Storages (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP58006947A JPS59132500A (ja) | 1983-01-19 | 1983-01-19 | 2ビツト誤り訂正方式 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP58006947A JPS59132500A (ja) | 1983-01-19 | 1983-01-19 | 2ビツト誤り訂正方式 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS59132500A true JPS59132500A (ja) | 1984-07-30 |
JPH0241057B2 JPH0241057B2 (ko) | 1990-09-14 |
Family
ID=11652420
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP58006947A Granted JPS59132500A (ja) | 1983-01-19 | 1983-01-19 | 2ビツト誤り訂正方式 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS59132500A (ko) |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5058115A (en) * | 1989-03-10 | 1991-10-15 | International Business Machines Corp. | Fault tolerant computer memory systems and components employing dual level error correction and detection with lock-up feature |
JPH04338849A (ja) * | 1991-04-17 | 1992-11-26 | Internatl Business Mach Corp <Ibm> | 記憶エラー訂正方法及び過剰エラー状態を報告する方法 |
JPH05210595A (ja) * | 1991-09-05 | 1993-08-20 | Internatl Business Mach Corp <Ibm> | メモリシステム |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2001167596A (ja) * | 1999-12-09 | 2001-06-22 | Toshiba Corp | 不揮発性半導体記憶装置 |
-
1983
- 1983-01-19 JP JP58006947A patent/JPS59132500A/ja active Granted
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5058115A (en) * | 1989-03-10 | 1991-10-15 | International Business Machines Corp. | Fault tolerant computer memory systems and components employing dual level error correction and detection with lock-up feature |
JPH04338849A (ja) * | 1991-04-17 | 1992-11-26 | Internatl Business Mach Corp <Ibm> | 記憶エラー訂正方法及び過剰エラー状態を報告する方法 |
JPH081616B2 (ja) * | 1991-04-17 | 1996-01-10 | インターナショナル・ビジネス・マシーンズ・コーポレイション | 記憶エラー訂正方法及び過剰エラー状態を報告する方法 |
JPH05210595A (ja) * | 1991-09-05 | 1993-08-20 | Internatl Business Mach Corp <Ibm> | メモリシステム |
Also Published As
Publication number | Publication date |
---|---|
JPH0241057B2 (ko) | 1990-09-14 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR930001071B1 (ko) | 에러 정정회로 | |
JPH0828053B2 (ja) | データ記録方法 | |
JP2000004170A (ja) | 訂正検査方法及び訂正検査装置 | |
JPH03501660A (ja) | 記憶装置への部分書き込み操作における誤り検出 | |
JPS59132500A (ja) | 2ビツト誤り訂正方式 | |
JP2908272B2 (ja) | 情報処理装置 | |
JP3813337B2 (ja) | 消失誤り訂正方法とその装置 | |
JPS6019538B2 (ja) | プログラム書込み方式 | |
JP2511028B2 (ja) | メモリテスト方法 | |
JPS59200349A (ja) | 誤り訂正回路用診断回路 | |
TWI708256B (zh) | 記憶體裝置、記憶體控制器及其資料存取方法 | |
JP3123855B2 (ja) | メモリ装置のパトロール制御回路 | |
JPH043525A (ja) | 符号誤り訂正装置 | |
JPH0746517B2 (ja) | 半導体メモリ及びそのテスト方法 | |
JP2998282B2 (ja) | メモリ装置 | |
JP3114177B2 (ja) | エラー訂正回路 | |
JPS61169952A (ja) | メモリ1ビツトエラ−修正機能の自動確認方法 | |
JPS61110247A (ja) | 記憶装置 | |
JPS63216150A (ja) | 記憶装置 | |
JPS6232825B2 (ko) | ||
JPS6235703B2 (ko) | ||
JPS6232822B2 (ko) | ||
JPS62269424A (ja) | 誤り訂正回路 | |
JPH01112449A (ja) | 速度変換メモリ装置 | |
JPS59229799A (ja) | 記憶装置 |