JPH09507325A - データメモリ及びプロセッサバス - Google Patents
データメモリ及びプロセッサバスInfo
- Publication number
- JPH09507325A JPH09507325A JP7518353A JP51835395A JPH09507325A JP H09507325 A JPH09507325 A JP H09507325A JP 7518353 A JP7518353 A JP 7518353A JP 51835395 A JP51835395 A JP 51835395A JP H09507325 A JPH09507325 A JP H09507325A
- Authority
- JP
- Japan
- Prior art keywords
- data
- address
- read
- word
- write
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000012546 transfer Methods 0.000 claims abstract description 34
- 238000012545 processing Methods 0.000 claims abstract description 18
- 238000000034 method Methods 0.000 claims description 16
- 230000008569 process Effects 0.000 claims description 8
- 230000005540 biological transmission Effects 0.000 claims description 2
- 230000007246 mechanism Effects 0.000 description 5
- 210000000352 storage cell Anatomy 0.000 description 5
- 230000008901 benefit Effects 0.000 description 4
- 238000011160 research Methods 0.000 description 4
- 230000003213 activating effect Effects 0.000 description 2
- 210000004027 cell Anatomy 0.000 description 2
- 238000004891 communication Methods 0.000 description 2
- 230000000295 complement effect Effects 0.000 description 2
- 238000013461 design Methods 0.000 description 2
- 230000006870 function Effects 0.000 description 2
- 238000011084 recovery Methods 0.000 description 2
- 230000004044 response Effects 0.000 description 2
- 239000013256 coordination polymer Substances 0.000 description 1
- 238000012937 correction Methods 0.000 description 1
- 238000004519 manufacturing process Methods 0.000 description 1
- RARSHUDCJQSEFJ-UHFFFAOYSA-N p-Hydroxypropiophenone Chemical compound CCC(=O)C1=CC=C(O)C=C1 RARSHUDCJQSEFJ-UHFFFAOYSA-N 0.000 description 1
- 239000002699 waste material Substances 0.000 description 1
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/38—Information transfer, e.g. on bus
- G06F13/42—Bus transfer protocol, e.g. handshake; Synchronisation
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
- G06F9/3802—Instruction prefetching
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/38—Information transfer, e.g. on bus
- G06F13/42—Bus transfer protocol, e.g. handshake; Synchronisation
- G06F13/4204—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus
- G06F13/4234—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus being a memory bus
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/38—Information transfer, e.g. on bus
- G06F13/42—Bus transfer protocol, e.g. handshake; Synchronisation
- G06F13/4204—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus
- G06F13/4234—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus being a memory bus
- G06F13/4239—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus being a memory bus with asynchronous protocol
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
- G06F9/3824—Operand accessing
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Software Systems (AREA)
- Memory System Of A Hierarchy Structure (AREA)
Abstract
Description
Claims (1)
- 【特許請求の範囲】 1. データを処理する装置であって、 データメモリ、 前記データメモリ内の読出しアドレスから読出しデータ語を読み出すために、 及び前記データメモリ内の書込みアドレスへ書込みデータ語を書き込むために、 前記データメモリ内の命令アドレスから読み出された命令データ語に応答する、 プロセッサ、 前記データメモリから前記プロセッサへ命令データ語と読出しデータ語とを転 送するための前記データメモリと前記プロセッサとの間の単方向読出しバス、及 び 前記データプロセッサから前記データメモリへ書込みデータ語と、命令アドレ ス語と、読出しアドレス語と、書込みアドレス語とを転送するための前記プロセ セッサと前記データメモリとの間の単方向書込み及びアドレスバス を含む装置。 2. 請求の範囲第1項記載の装置において、前記データメモリがキャッシュ メモリである装置。 3. 請求の範囲第1項及び第2項のうちいずれか1つに記載の装置において 、前記データメモリが前記読出しデータバス上の転送される信号値を駆動する読 出しバス駆動器回路を含む装置。 4. 請求の範囲第1項、第2項及び第3項のうちいずれか1つに記載の装置 において、前記プロセッサが前記書込み及びアドレスバス上の転送される信号値 を駆動する書込み及びアドレスバス駆動器回路を含む装置。 5. 請求の範囲先行項のうちいずれか1つに記載の装置において、前記プロ セッサが前記命令データ語を受信する命令プリフェッチユニットと、前記読出し データ語を受信する読出しデータ語受信回路とを含み、前記命令プリフェッチユ ニットと前記読出しデータ語受信回路とが並列に前記読出しデータバスに接続さ れている装置。 6. 請求の範囲先行項のうちいずれか1つに記載の装置において、前記デー タメモリが、前記命令アドレス語と、前記読出しアドレス語と、前記書込みアド レス語とを受信しかつ解読するアドレス受信機及びデコーダと、書込みデータ語 を書き込む書込み回路とを含み、前記アドレス受信機及びデコーダを活性化する ために前記プロセッサと前記アドレス受信機及びデコーダとの間にアドレスフラ グ信号線が延びる装置。 7. 請求の範囲先行項のうちいずれか1つに記載の装置において、前記プロ セッサが前記書込み及びアドレスバスへの接続のために命令アドレス語又は読出 しアドレス語及び書込みアドレス語又は書込みデータ語のどちらかを選択するプ ロセッサマルチプレクサを含む装置。 8. 請求の範囲先行項のうちいずれか1つに記載の装置において、前記デー タメモリがバーストアクセスモードで動作可能であり、これによって前記データ メモリに転送されたアドレス語が前記データメモリ内の連続アドレスに対するア クセス動作の順序に対する開始アドレスを指定する装置。 9. 請求の範囲先行項のうちいずれか1つに記載の装置であって、読出しフ ラグ信号を転送するために前記プロセッサと前記データメモリとの間に延びる読 出しフラグ信号線と、書込みフラグ信号を転送するために前記プロセッサと前記 データメモリとの間に延びる書込みフラグ信号線と、命令フラグ信号を転送する ために前記プロセッサと前記データメモリとの間に延びる命令フラグ信号線とを 含み、前記読出しフラグ信号と、前記書込みフラグ信号と、前記命令フラグ信号 とは前記データメモリへのアクセスモードを選択し、かつ前記読出しフラグは前 記読出しバス上の読出しデータ語の転送が命令データ語の転送より高い優先権を 有するように前記命令フラグ信号をオーバライドするように働く装置。 10. データを処理する方法であって、 データメモリ内に命令データ語と、読出しデータ語と、書込みデータ語とを記 憶するステップ、 前記データメモリとプロセッサとの間の単方向読出しバスを経由して前記デー タメモリから前記プロセッサへ命令データ語と読出しデータ語とを転送するステ ップ、及び 前記プロセッサと前記データメモリとの間の単方向書込み及びアドレスバスを 経由して前記プロセッサから前記データメモリへ書込みデータ語と、命令アドレ ス語と、読出しアドレス語と、書込みアドレス語とを転送するステップ を含む方法。
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
GB9400381A GB2285524B (en) | 1994-01-11 | 1994-01-11 | Data memory and processor bus |
GB9400381.1 | 1994-01-11 | ||
PCT/GB1994/002254 WO1995019004A1 (en) | 1994-01-11 | 1994-10-14 | Data memory and processor bus |
Publications (2)
Publication Number | Publication Date |
---|---|
JPH09507325A true JPH09507325A (ja) | 1997-07-22 |
JP3623232B2 JP3623232B2 (ja) | 2005-02-23 |
Family
ID=10748605
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP51835395A Expired - Fee Related JP3623232B2 (ja) | 1994-01-11 | 1994-10-14 | データメモリ及びプロセッサバス |
Country Status (12)
Country | Link |
---|---|
US (1) | US5732278A (ja) |
EP (1) | EP0739515B1 (ja) |
JP (1) | JP3623232B2 (ja) |
KR (1) | KR100342597B1 (ja) |
CN (1) | CN1105975C (ja) |
DE (1) | DE69407434T2 (ja) |
GB (1) | GB2285524B (ja) |
IL (1) | IL111952A (ja) |
MY (1) | MY115432A (ja) |
RU (1) | RU2137186C1 (ja) |
TW (1) | TW242185B (ja) |
WO (1) | WO1995019004A1 (ja) |
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2007116486A1 (ja) | 2006-03-31 | 2007-10-18 | Fujitsu Limited | メモリ装置、その制御方法、その制御プログラム、メモリ・カード、回路基板及び電子機器 |
WO2007116483A1 (ja) | 2006-03-31 | 2007-10-18 | Fujitsu Limited | メモリ装置、その制御方法、その制御プログラム、メモリ・カード、回路基板及び電子機器 |
JP2009528597A (ja) * | 2006-02-24 | 2009-08-06 | クゥアルコム・インコーポレイテッド | バスのアドレスチャネル上における協調的書き込み |
US8108563B2 (en) | 2006-02-24 | 2012-01-31 | Qualcomm Incorporated | Auxiliary writes over address channel |
Families Citing this family (36)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR19990049284A (ko) * | 1997-12-12 | 1999-07-05 | 구본준 | 데이터 프로그램 장치 |
US6150724A (en) * | 1998-03-02 | 2000-11-21 | Motorola, Inc. | Multi-chip semiconductor device and method for making the device by using multiple flip chip interfaces |
GB2341766A (en) * | 1998-09-18 | 2000-03-22 | Pixelfusion Ltd | Bus architecture |
GB2341767B (en) * | 1998-09-18 | 2003-10-22 | Pixelfusion Ltd | Bus arbitration |
JP2000223657A (ja) * | 1999-02-03 | 2000-08-11 | Rohm Co Ltd | 半導体装置およびそれに用いる半導体チップ |
KR100438736B1 (ko) * | 2002-10-04 | 2004-07-05 | 삼성전자주식회사 | 어드레스 라인을 이용해 데이터 쓰기를 수행하는 메모리제어 장치 |
JP4233373B2 (ja) * | 2003-04-14 | 2009-03-04 | 株式会社ルネサステクノロジ | データ転送制御装置 |
US20040221021A1 (en) * | 2003-04-30 | 2004-11-04 | Domer Jason A. | High performance managed runtime environment application manager equipped to manage natively targeted applications |
US20050182884A1 (en) * | 2004-01-22 | 2005-08-18 | Hofmann Richard G. | Multiple address two channel bus structure |
KR100546403B1 (ko) * | 2004-02-19 | 2006-01-26 | 삼성전자주식회사 | 감소된 메모리 버스 점유 시간을 가지는 시리얼 플레쉬메모리 컨트롤러 |
CN1329031C (zh) * | 2005-01-24 | 2007-08-01 | 杭州鑫富药业有限公司 | 一种调血脂药物组合物及其用途 |
US7328313B2 (en) * | 2005-03-30 | 2008-02-05 | Intel Corporation | Methods to perform cache coherency in multiprocessor system using reserve signals and control bits |
FR2884629B1 (fr) * | 2005-04-15 | 2007-06-22 | Atmel Corp | Dispositif d'amelioration de la bande passante pour des circuits munis de controleurs memoires multiples |
CN1855783B (zh) * | 2005-04-21 | 2011-05-04 | 华为技术有限公司 | 大容量时分多路复用交换芯片的数据处理方法 |
US20070005868A1 (en) * | 2005-06-30 | 2007-01-04 | Osborne Randy B | Method, apparatus and system for posted write buffer for memory with unidirectional full duplex interface |
JPWO2007116487A1 (ja) * | 2006-03-31 | 2009-08-20 | 富士通株式会社 | メモリ装置、そのエラー訂正の支援方法、その支援プログラム、メモリ・カード、回路基板及び電子機器 |
US8766995B2 (en) | 2006-04-26 | 2014-07-01 | Qualcomm Incorporated | Graphics system with configurable caches |
US8884972B2 (en) | 2006-05-25 | 2014-11-11 | Qualcomm Incorporated | Graphics processor with arithmetic and elementary function units |
US8869147B2 (en) | 2006-05-31 | 2014-10-21 | Qualcomm Incorporated | Multi-threaded processor with deferred thread output control |
US8644643B2 (en) | 2006-06-14 | 2014-02-04 | Qualcomm Incorporated | Convolution filtering in a graphics processor |
US8766996B2 (en) | 2006-06-21 | 2014-07-01 | Qualcomm Incorporated | Unified virtual addressed register file |
US9762536B2 (en) * | 2006-06-27 | 2017-09-12 | Waterfall Security Solutions Ltd. | One way secure link |
JP5002201B2 (ja) | 2006-06-30 | 2012-08-15 | 株式会社東芝 | メモリシステム |
IL177756A (en) * | 2006-08-29 | 2014-11-30 | Lior Frenkel | Encryption-based protection against attacks |
IL180020A (en) * | 2006-12-12 | 2013-03-24 | Waterfall Security Solutions Ltd | Encryption -and decryption-enabled interfaces |
IL180748A (en) * | 2007-01-16 | 2013-03-24 | Waterfall Security Solutions Ltd | Secure archive |
CN100524267C (zh) * | 2007-02-15 | 2009-08-05 | 威盛电子股份有限公司 | 数据处理***及数据处理方法 |
US8223205B2 (en) | 2007-10-24 | 2012-07-17 | Waterfall Solutions Ltd. | Secure implementation of network-based sensors |
US9635037B2 (en) | 2012-09-06 | 2017-04-25 | Waterfall Security Solutions Ltd. | Remote control of secure installations |
US9419975B2 (en) | 2013-04-22 | 2016-08-16 | Waterfall Security Solutions Ltd. | Bi-directional communication over a one-way link |
IL235175A (en) | 2014-10-19 | 2017-08-31 | Frenkel Lior | Secure desktop remote control |
US9772899B2 (en) * | 2015-05-04 | 2017-09-26 | Texas Instruments Incorporated | Error correction code management of write-once memory codes |
IL250010B (en) | 2016-02-14 | 2020-04-30 | Waterfall Security Solutions Ltd | Secure connection with protected facilities |
CN112559397A (zh) * | 2019-09-26 | 2021-03-26 | 阿里巴巴集团控股有限公司 | 一种装置和方法 |
CN112269747B (zh) * | 2020-10-19 | 2022-04-15 | 天津光电通信技术有限公司 | 一种时分复用缓存实现时隙数据包重组的方法 |
CN114840886B (zh) * | 2022-04-21 | 2024-03-19 | 深圳鲲云信息科技有限公司 | 一种基于数据流架构的可安全读写存储装置、方法及设备 |
Family Cites Families (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4623990A (en) * | 1984-10-31 | 1986-11-18 | Advanced Micro Devices, Inc. | Dual-port read/write RAM with single array |
EP0257061A1 (en) * | 1986-02-10 | 1988-03-02 | EASTMAN KODAK COMPANY (a New Jersey corporation) | Multi-processor apparatus |
US5086407A (en) * | 1989-06-05 | 1992-02-04 | Mcgarity Ralph C | Data processor integrated circuit with selectable multiplexed/non-multiplexed address and data modes of operation |
AU636739B2 (en) * | 1990-06-29 | 1993-05-06 | Digital Equipment Corporation | High speed bus system |
US5325499A (en) * | 1990-09-28 | 1994-06-28 | Tandon Corporation | Computer system including a write protection circuit for preventing illegal write operations and a write poster with improved memory |
-
1994
- 1994-01-11 GB GB9400381A patent/GB2285524B/en not_active Expired - Fee Related
- 1994-09-03 TW TW083108134A patent/TW242185B/zh not_active IP Right Cessation
- 1994-10-14 WO PCT/GB1994/002254 patent/WO1995019004A1/en active IP Right Grant
- 1994-10-14 RU RU96118232A patent/RU2137186C1/ru not_active IP Right Cessation
- 1994-10-14 KR KR1019960703681A patent/KR100342597B1/ko active IP Right Grant
- 1994-10-14 EP EP94929601A patent/EP0739515B1/en not_active Expired - Lifetime
- 1994-10-14 CN CN94194776A patent/CN1105975C/zh not_active Expired - Lifetime
- 1994-10-14 DE DE69407434T patent/DE69407434T2/de not_active Expired - Lifetime
- 1994-10-14 JP JP51835395A patent/JP3623232B2/ja not_active Expired - Fee Related
- 1994-12-11 IL IL11195294A patent/IL111952A/en not_active IP Right Cessation
-
1995
- 1995-01-10 MY MYPI95000047A patent/MY115432A/en unknown
-
1996
- 1996-01-19 US US08/589,180 patent/US5732278A/en not_active Expired - Lifetime
Cited By (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2009528597A (ja) * | 2006-02-24 | 2009-08-06 | クゥアルコム・インコーポレイテッド | バスのアドレスチャネル上における協調的書き込み |
US8107492B2 (en) | 2006-02-24 | 2012-01-31 | Qualcomm Incorporated | Cooperative writes over the address channel of a bus |
US8108563B2 (en) | 2006-02-24 | 2012-01-31 | Qualcomm Incorporated | Auxiliary writes over address channel |
US8521914B2 (en) | 2006-02-24 | 2013-08-27 | Qualcomm Incorporated | Auxiliary writes over address channel |
US8675679B2 (en) | 2006-02-24 | 2014-03-18 | Qualcomm Incorporated | Cooperative writes over the address channel of a bus |
WO2007116486A1 (ja) | 2006-03-31 | 2007-10-18 | Fujitsu Limited | メモリ装置、その制御方法、その制御プログラム、メモリ・カード、回路基板及び電子機器 |
WO2007116483A1 (ja) | 2006-03-31 | 2007-10-18 | Fujitsu Limited | メモリ装置、その制御方法、その制御プログラム、メモリ・カード、回路基板及び電子機器 |
US8159886B2 (en) | 2006-03-31 | 2012-04-17 | Fujitsu Limited | Memory device, control method for the same, control program for the same, memory card, circuit board and electronic equipment |
Also Published As
Publication number | Publication date |
---|---|
KR970700337A (ko) | 1997-01-08 |
IL111952A0 (en) | 1995-03-15 |
CN1141092A (zh) | 1997-01-22 |
JP3623232B2 (ja) | 2005-02-23 |
IL111952A (en) | 1998-08-16 |
WO1995019004A1 (en) | 1995-07-13 |
EP0739515B1 (en) | 1997-12-17 |
GB2285524B (en) | 1998-02-04 |
GB9400381D0 (en) | 1994-03-09 |
DE69407434T2 (de) | 1998-04-09 |
EP0739515A1 (en) | 1996-10-30 |
DE69407434D1 (de) | 1998-01-29 |
GB2285524A (en) | 1995-07-12 |
KR100342597B1 (ko) | 2002-11-23 |
US5732278A (en) | 1998-03-24 |
CN1105975C (zh) | 2003-04-16 |
TW242185B (en) | 1995-03-01 |
MY115432A (en) | 2003-06-30 |
RU2137186C1 (ru) | 1999-09-10 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPH09507325A (ja) | データメモリ及びプロセッサバス | |
US6836829B2 (en) | Peripheral device interface chip cache and data synchronization method | |
US6076140A (en) | Set associative cache memory system with reduced power consumption | |
JPH10105308A (ja) | 情報伝送バス及び方法 | |
JPH11312122A (ja) | 使用者が構築可能なオンチッププログラムメモリシステム | |
US6249861B1 (en) | Instruction fetch unit aligner for a non-power of two size VLIW instruction | |
JPH06139189A (ja) | 共有バス調停機構 | |
US20030196058A1 (en) | Memory system for supporting multiple parallel accesses at very high frequencies | |
JPH04233050A (ja) | キャッシュメモリ交換プロトコル | |
JP2007500897A (ja) | データ処理システムにおけるプリフェッチ制御 | |
CA2357085A1 (en) | Cache update method and cache update control system employing non-blocking type cache | |
JP3623379B2 (ja) | マイクロプロセッサ | |
US20010018734A1 (en) | FIFO overflow management | |
JPH03139726A (ja) | 命令読出し制御方式 | |
US20050246498A1 (en) | Instruction cache and method for reducing memory conflicts | |
JP2001513933A (ja) | キャッシュ再充填中のcpuアイドルサイクルを最小にする追加のレジスタ | |
JP3422308B2 (ja) | データ処理装置 | |
JP3039391B2 (ja) | メモリシステム | |
US6910119B1 (en) | Instruction pipe and stall therefor to accommodate shared access to return stack buffer | |
US5339440A (en) | Wait state mechanism for a high speed bus which allows the bus to continue running a preset number of cycles after a bus wait is requested | |
JPH10111798A (ja) | 情報処理装置 | |
WO2001067271A1 (fr) | Dispositif de traitement d'informations | |
JP3516835B2 (ja) | 情報処理システム | |
JP2004213544A (ja) | マルチプロセッサ装置 | |
EP0827086A2 (en) | Semiconductor integrated circuit |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20040225 |
|
A02 | Decision of refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A02 Effective date: 20040601 |
|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20040830 |
|
A911 | Transfer to examiner for re-examination before appeal (zenchi) |
Free format text: JAPANESE INTERMEDIATE CODE: A911 Effective date: 20041007 |
|
TRDD | Decision of grant or rejection written | ||
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20041116 |
|
A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20041124 |
|
R150 | Certificate of patent or registration of utility model |
Free format text: JAPANESE INTERMEDIATE CODE: R150 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20071203 Year of fee payment: 3 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20081203 Year of fee payment: 4 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20091203 Year of fee payment: 5 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20101203 Year of fee payment: 6 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20101203 Year of fee payment: 6 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20111203 Year of fee payment: 7 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20111203 Year of fee payment: 7 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20121203 Year of fee payment: 8 |
|
LAPS | Cancellation because of no payment of annual fees |