JP7472402B2 - クロックソース回路、ケース、及びマルチケースカスケードシステム - Google Patents

クロックソース回路、ケース、及びマルチケースカスケードシステム Download PDF

Info

Publication number
JP7472402B2
JP7472402B2 JP2023517327A JP2023517327A JP7472402B2 JP 7472402 B2 JP7472402 B2 JP 7472402B2 JP 2023517327 A JP2023517327 A JP 2023517327A JP 2023517327 A JP2023517327 A JP 2023517327A JP 7472402 B2 JP7472402 B2 JP 7472402B2
Authority
JP
Japan
Prior art keywords
reference signal
clock
generating circuit
case
slot
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
JP2023517327A
Other languages
English (en)
Japanese (ja)
Other versions
JP2023541206A (ja
Inventor
江雄 倪
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Suzhou HYC Technology Co Ltd
Original Assignee
Suzhou HYC Technology Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Suzhou HYC Technology Co Ltd filed Critical Suzhou HYC Technology Co Ltd
Publication of JP2023541206A publication Critical patent/JP2023541206A/ja
Application granted granted Critical
Publication of JP7472402B2 publication Critical patent/JP7472402B2/ja
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/04—Generating or distributing clock signals or signals derived directly therefrom
    • G06F1/06—Clock generators producing several clock signals
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08—Details of the phase-locked loop
    • H03L7/0805—Details of the phase-locked loop the loop being adapted to provide an additional control signal for use outside the loop
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/04—Generating or distributing clock signals or signals derived directly therefrom
    • G06F1/12—Synchronisation of different clock signals provided by a plurality of clock generators
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/16—Constructional details or arrangements
    • G06F1/18—Packaging or power distribution
    • G06F1/183—Internal mounting support structures, e.g. for printed circuit boards, internal connecting means
    • G06F1/186—Securing of expansion boards in correspondence to slots provided at the computer enclosure
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08—Details of the phase-locked loop
    • H03L7/083—Details of the phase-locked loop the reference signal being additionally directly applied to the generator
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08—Details of the phase-locked loop
    • H03L7/099—Details of the phase-locked loop concerning mainly the controlled oscillator of the loop
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02D—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
    • Y02D10/00—Energy efficient computing, e.g. low power processors, power management or thermal management

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Power Engineering (AREA)
  • Human Computer Interaction (AREA)
  • Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
JP2023517327A 2020-09-25 2020-11-06 クロックソース回路、ケース、及びマルチケースカスケードシステム Active JP7472402B2 (ja)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
CN202011021236.5 2020-09-25
CN202011021236.5A CN112350718B (zh) 2020-09-25 2020-09-25 时钟源电路、机箱及多机箱级联***
PCT/CN2020/127103 WO2022062094A1 (zh) 2020-09-25 2020-11-06 时钟源电路、机箱及多机箱级联***

Publications (2)

Publication Number Publication Date
JP2023541206A JP2023541206A (ja) 2023-09-28
JP7472402B2 true JP7472402B2 (ja) 2024-04-22

Family

ID=74360348

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2023517327A Active JP7472402B2 (ja) 2020-09-25 2020-11-06 クロックソース回路、ケース、及びマルチケースカスケードシステム

Country Status (4)

Country Link
JP (1) JP7472402B2 (zh)
KR (1) KR20230058135A (zh)
CN (1) CN112350718B (zh)
WO (1) WO2022062094A1 (zh)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN114415779A (zh) * 2021-12-17 2022-04-29 苏州华兴源创科技股份有限公司 机箱触发信号控制方法及机箱控制***

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2009503436A (ja) 2005-08-03 2009-01-29 株式会社アドバンテスト 標準化テスト計測器シャーシ内の回路カード同期
CN108494399A (zh) 2018-03-22 2018-09-04 苏州瑞迈斯医疗科技有限公司 一种时钟分配装置及pet***
WO2020057303A1 (zh) 2018-09-20 2020-03-26 中兴通讯股份有限公司 网卡、时间同步方法和设备及计算机存储介质

Family Cites Families (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6831490B1 (en) * 2000-07-18 2004-12-14 Hewlett-Packard Development Company, L.P. Clock synchronization circuit and method
GB2480311A (en) * 2010-05-13 2011-11-16 Univ Bangor Optical OFDM synchronisation using clock signal transmitted outside OFDM symbol frequency band
CN102013970B (zh) * 2010-12-23 2013-07-10 北京北方烽火科技有限公司 时钟同步方法、装置及基站时钟设备
CN104836573B (zh) * 2015-04-30 2017-07-28 北京空间机电研究所 一种超大面阵cmos相机多路高速信号的同步时钟***
CN105306047B (zh) * 2015-10-27 2018-08-10 中国电子科技集团公司第四十一研究所 一种同步时钟参考源及同步时钟参考产生方法
CN106788853B (zh) * 2017-01-26 2018-12-07 华为技术有限公司 一种时钟同步装置及方法
CN107547161B (zh) * 2017-07-03 2019-11-08 新华三技术有限公司 一种时钟同步方法和装置
CN209489030U (zh) * 2018-10-30 2019-10-11 北京金风科创风电设备有限公司 主控机箱和电力电子控制***

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2009503436A (ja) 2005-08-03 2009-01-29 株式会社アドバンテスト 標準化テスト計測器シャーシ内の回路カード同期
CN108494399A (zh) 2018-03-22 2018-09-04 苏州瑞迈斯医疗科技有限公司 一种时钟分配装置及pet***
WO2020057303A1 (zh) 2018-09-20 2020-03-26 中兴通讯股份有限公司 网卡、时间同步方法和设备及计算机存储介质

Also Published As

Publication number Publication date
CN112350718A (zh) 2021-02-09
WO2022062094A1 (zh) 2022-03-31
JP2023541206A (ja) 2023-09-28
CN112350718B (zh) 2023-06-27
KR20230058135A (ko) 2023-05-02

Similar Documents

Publication Publication Date Title
US6359479B1 (en) Synchronizing data transfers between two distinct clock domains
EP1562294B1 (en) Fractional frequency divider circuit and data transmission apparatus using the same
KR100528379B1 (ko) 클록신호분배시스템
EP3098967B1 (en) Crystal-based oscillator for use in synchronized system
JPS63238714A (ja) クロック供給システム
KR20040010255A (ko) 다상 클록 생성 회로
US6731142B1 (en) Circuit for providing clock signals with low skew
JP7472402B2 (ja) クロックソース回路、ケース、及びマルチケースカスケードシステム
JP2001296937A (ja) クロック生成方法およびクロック生成回路
US6538516B2 (en) System and method for synchronizing multiple phase-lock loops or other synchronizable oscillators without using a master clock signal
US10261539B2 (en) Separate clock synchronous architecture
TW201505375A (zh) 時脈系統、時脈積體電路以及時脈產生方法
JP4155062B2 (ja) クロック整形器とこれを用いた電子機器
US8692595B1 (en) Transceiver circuitry with multiple phase-locked loops
JP2006041129A (ja) 半導体集積回路
JP2005167317A (ja) 発振器、周波数逓倍器、及び試験装置
JP2004056717A (ja) 半導体装置、システムボードおよび多相クロック発生回路
JPH04140812A (ja) 情報処理システム
JP2003223623A (ja) 半導体メモリカード、その制御方法及び半導体メモリカード用インターフェース装置
US20150102862A1 (en) Oscillator
KR100777196B1 (ko) 반도체 집적 회로 장치
US20130176063A1 (en) Semiconductor apparatus
KR20040072083A (ko) 클럭 신호의 스큐를 감소시키는 다중 위상 클럭 발생회로및 이에 대한 다중위상 클럭 발생방법
CN116505928B (zh) 应用于tx时钟的缓冲器电路
JP7488104B2 (ja) タイミング同期回路

Legal Events

Date Code Title Description
A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20230315

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20240115

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20240123

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20240315

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20240326

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20240410

R150 Certificate of patent or registration of utility model

Ref document number: 7472402

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150