FR2433267A1 - Appareil pour recevoir, emmagasiner et fournir des sequences de signaux numeriques - Google Patents

Appareil pour recevoir, emmagasiner et fournir des sequences de signaux numeriques

Info

Publication number
FR2433267A1
FR2433267A1 FR7919979A FR7919979A FR2433267A1 FR 2433267 A1 FR2433267 A1 FR 2433267A1 FR 7919979 A FR7919979 A FR 7919979A FR 7919979 A FR7919979 A FR 7919979A FR 2433267 A1 FR2433267 A1 FR 2433267A1
Authority
FR
France
Prior art keywords
digital signal
digital
storing
receiving
input
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
FR7919979A
Other languages
English (en)
Other versions
FR2433267B1 (fr
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Koninklijke Philips NV
Original Assignee
Philips Gloeilampenfabrieken NV
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Philips Gloeilampenfabrieken NV filed Critical Philips Gloeilampenfabrieken NV
Publication of FR2433267A1 publication Critical patent/FR2433267A1/fr
Application granted granted Critical
Publication of FR2433267B1 publication Critical patent/FR2433267B1/fr
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F5/00—Methods or arrangements for data conversion without changing the order or content of the data handled
    • G06F5/06—Methods or arrangements for data conversion without changing the order or content of the data handled for changing the speed of data flow, i.e. speed regularising or timing, e.g. delay lines, FIFO buffers; over- or underrun control therefor
    • G06F5/10—Methods or arrangements for data conversion without changing the order or content of the data handled for changing the speed of data flow, i.e. speed regularising or timing, e.g. delay lines, FIFO buffers; over- or underrun control therefor having a sequence of storage locations each being individually accessible for both enqueue and dequeue operations, e.g. using random access memory
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/3181—Functional testing
    • G01R31/319—Tester hardware, i.e. output processing circuits
    • G01R31/31917—Stimuli generation or application of test patterns to the device under test [DUT]
    • G01R31/31919—Storing and outputting test patterns

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Tests Of Electronic Circuits (AREA)
  • Test And Diagnosis Of Digital Computers (AREA)
  • Dc Digital Transmission (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)
  • Pulse Circuits (AREA)
  • Programmable Controllers (AREA)

Abstract

Cet appareil comprend une mémoire du type premier entré-premier sorti 1 comportant une entrée de signaux numériques 3 et une borne d'horloge d'entrée 18 destinée à emmagasiner un signal numérique reçu sous la commande d'un signal d'horloge d'entrée, une sortie de signaux numériques 5 et une borne d'horloge de sortie 17 destinée à sortir et à effacer un signal numérique emmagasiné sous la commande d'un signal d'horloge de sortie, un dispositif de rétrocouplage 4 présentant une première position pour interconnecter la sortie de signaux numériques à l'entrée de signaux numériques et une deuxième position pour recevoir un signal numérique d'une borne extérieure Lappareil comprend également un dispositif de commande 2 qui reçoit plusieurs signaux de commande de mode. Application : Test de dispositifs numériques.
FR7919979A 1978-08-07 1979-08-03 Appareil pour recevoir, emmagasiner et fournir des sequences de signaux numeriques Granted FR2433267A1 (fr)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
DE2834509A DE2834509C2 (de) 1978-08-07 1978-08-07 Impulsmustergenerator

Publications (2)

Publication Number Publication Date
FR2433267A1 true FR2433267A1 (fr) 1980-03-07
FR2433267B1 FR2433267B1 (fr) 1984-10-19

Family

ID=6046392

Family Applications (1)

Application Number Title Priority Date Filing Date
FR7919979A Granted FR2433267A1 (fr) 1978-08-07 1979-08-03 Appareil pour recevoir, emmagasiner et fournir des sequences de signaux numeriques

Country Status (5)

Country Link
US (1) US4297567A (fr)
JP (1) JPS5532199A (fr)
DE (1) DE2834509C2 (fr)
FR (1) FR2433267A1 (fr)
GB (1) GB2027959B (fr)

Families Citing this family (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4484477A (en) * 1982-09-29 1984-11-27 S R I International Variable delay memory system
US4682284A (en) * 1984-12-06 1987-07-21 American Telephone & Telegraph Co., At&T Bell Lab. Queue administration method and apparatus
US5097442A (en) * 1985-06-20 1992-03-17 Texas Instruments Incorporated Programmable depth first-in, first-out memory
US5270981A (en) * 1985-07-30 1993-12-14 Kabushiki Kaisha Toshiba Field memory device functioning as a variable stage shift register with gated feedback from its output to its input
JP3322893B2 (ja) * 1991-09-30 2002-09-09 エヌイーシーマイクロシステム株式会社 マイクロコンピュータ
JP3057591B2 (ja) * 1992-12-22 2000-06-26 富士通株式会社 マルチプロセッサシステム
GB9609833D0 (en) * 1996-05-10 1996-07-17 Memory Corp Plc Memory device

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3601809A (en) * 1968-11-04 1971-08-24 Univ Pennsylvania Addressable list memory systems
FR2330115A1 (fr) * 1975-05-06 1977-05-27 Honeywell Inf Systems Perfectionnements apportes aux memoires de donnees

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3579203A (en) * 1968-12-12 1971-05-18 Burroughs Corp Recirculating buffer memory
US3691536A (en) * 1970-10-09 1972-09-12 Teletype Corp Variable length storing device
US3941982A (en) * 1974-07-22 1976-03-02 Particle Measuring Systems, Inc. Method and apparatus for two-dimensional data acquisition
US3972031A (en) * 1974-08-15 1976-07-27 Zonic Technical Laboratories, Inc. Variable length shift register alternately operable to store and recirculate data and addressing circuit therefor
US3984662A (en) * 1974-09-30 1976-10-05 Infomat Corporation Rate recording system

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3601809A (en) * 1968-11-04 1971-08-24 Univ Pennsylvania Addressable list memory systems
FR2330115A1 (fr) * 1975-05-06 1977-05-27 Honeywell Inf Systems Perfectionnements apportes aux memoires de donnees

Non-Patent Citations (2)

* Cited by examiner, † Cited by third party
Title
EXBK/62 *
EXBK/71 *

Also Published As

Publication number Publication date
GB2027959B (en) 1982-12-08
DE2834509C2 (de) 1983-01-20
GB2027959A (en) 1980-02-27
FR2433267B1 (fr) 1984-10-19
US4297567A (en) 1981-10-27
DE2834509A1 (de) 1980-02-14
JPS6135580B2 (fr) 1986-08-13
JPS5532199A (en) 1980-03-06

Similar Documents

Publication Publication Date Title
FR2430066A1 (fr) Structure de circuit integre
US4910706A (en) Analog memory for storing digital information
FR2406279A1 (fr) Dispositif de commande d'erreur de vitesse
FR2386939A1 (fr) Dispositif de conversion numerique/analogique avec circuit de compensation
US4445189A (en) Analog memory for storing digital information
JPS5674659A (en) Logic signal observing apparatus
FR2417902A1 (fr)
FR2433267A1 (fr) Appareil pour recevoir, emmagasiner et fournir des sequences de signaux numeriques
KR910017809A (ko) 디지탈 신호 프로세서
FR2359460A1 (fr) Dispositif pour la reduction des codes p de fibonacci a la forme minimale
FR2367399A1 (fr) Central telephonique a commutation temporelle comportant un dispositif d'emission de signaux de service
EP0342592A3 (fr) Circuit d'entrée de signal d'autorisation de puce dans un dispositif de mémoire à semi-conducteurs
SE8103260L (sv) Signalbearbetande system
FR2374695A1 (fr) Installation de traitement de donnees, notamment pour l'identification des modeles
US4312051A (en) Data display
US3052757A (en) Frequency normalization in speech sound waves
DE69419292T2 (de) Stichprobenschaltung
KR930005224B1 (ko) 음원 ic의 제어데이타 처리장치
FR2365179A1 (fr) Dispositif pour realiser l'adressage d'une memoire mos
SU482913A1 (ru) Вход щий комплект междугородной телефонной станции
FR2639134A1 (fr) Circuit electronique pour le traitement de donnees
RU1786667C (ru) Речевой автоинформатор
FR2371093A1 (fr) Perfectionnements aux circuits logiques et relatifs a ceux-ci
JPS57150113A (en) Muting device
SU513484A2 (ru) Устройство регулируемой задержки видеоимпульсов

Legal Events

Date Code Title Description
ST Notification of lapse