ES295772Y - Un encapsulado plano para pastillas de memoria de circuito integrado, de aplicacion especial a circuitos de aviacion - Google Patents

Un encapsulado plano para pastillas de memoria de circuito integrado, de aplicacion especial a circuitos de aviacion

Info

Publication number
ES295772Y
ES295772Y ES1984295772U ES295772U ES295772Y ES 295772 Y ES295772 Y ES 295772Y ES 1984295772 U ES1984295772 U ES 1984295772U ES 295772 U ES295772 U ES 295772U ES 295772 Y ES295772 Y ES 295772Y
Authority
ES
Spain
Prior art keywords
integrated circuit
circuits
circuit memory
pads
aviation
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
ES1984295772U
Other languages
English (en)
Other versions
ES295772U (es
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Raytheon Co
Original Assignee
Hughes Aircraft Co
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hughes Aircraft Co filed Critical Hughes Aircraft Co
Publication of ES295772U publication Critical patent/ES295772U/es
Application granted granted Critical
Publication of ES295772Y publication Critical patent/ES295772Y/es
Expired legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/12—Mountings, e.g. non-detachable insulating substrates
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
    • H01L23/49811—Additional leads joined to the metallisation on the insulating substrate, e.g. pins, bumps, wires, flat leads
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H01L2224/491—Disposition
    • H01L2224/4912—Layout
    • H01L2224/49171—Fan-out arrangements

Landscapes

  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Semiconductor Memories (AREA)
  • Credit Cards Or The Like (AREA)
  • Structures For Mounting Electric Components On Printed Circuit Boards (AREA)
ES1984295772U 1983-12-28 1984-12-27 Un encapsulado plano para pastillas de memoria de circuito integrado, de aplicacion especial a circuitos de aviacion Expired ES295772Y (es)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US56636483A 1983-12-28 1983-12-28

Publications (2)

Publication Number Publication Date
ES295772U ES295772U (es) 1987-11-01
ES295772Y true ES295772Y (es) 1988-05-16

Family

ID=24262576

Family Applications (1)

Application Number Title Priority Date Filing Date
ES1984295772U Expired ES295772Y (es) 1983-12-28 1984-12-27 Un encapsulado plano para pastillas de memoria de circuito integrado, de aplicacion especial a circuitos de aviacion

Country Status (9)

Country Link
EP (1) EP0167538B1 (es)
JP (1) JPS61500879A (es)
KR (1) KR920007209B1 (es)
AU (1) AU568416B2 (es)
CA (1) CA1232082A (es)
DE (1) DE3476297D1 (es)
ES (1) ES295772Y (es)
IL (1) IL73562A (es)
WO (1) WO1985002941A1 (es)

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4676571A (en) * 1985-07-23 1987-06-30 Thomas & Betts Corporation Leaded chip carrier connector
GB2190555B (en) * 1986-05-03 1990-03-28 Burr Brown Ltd Surface mounted single package data acquisition system
US4961633A (en) * 1988-02-22 1990-10-09 Xerox Corporation VLSI optimized modulator
EP0689241A2 (en) * 1991-10-17 1995-12-27 Fujitsu Limited Carrier for carrying semiconductor device
KR100218291B1 (ko) * 1991-12-11 1999-09-01 구본준 세라믹 패들을 이용한 반도체 패키지 및 그 제작방법

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5471572A (en) * 1977-11-18 1979-06-08 Fujitsu Ltd Semiconductor device
JPS6356706B2 (es) * 1980-02-12 1988-11-09 Mostek Corp
US4296456A (en) * 1980-06-02 1981-10-20 Burroughs Corporation Electronic package for high density integrated circuits
JPS5923044Y2 (ja) * 1980-08-28 1984-07-10 栗山ゴム株式会社 覆工板における着脱調節式ストツパ−装置
US4371912A (en) * 1980-10-01 1983-02-01 Motorola, Inc. Method of mounting interrelated components

Also Published As

Publication number Publication date
JPS61500879A (ja) 1986-05-01
IL73562A (en) 1988-07-31
EP0167538B1 (en) 1989-01-18
KR850005150A (ko) 1985-08-21
WO1985002941A1 (en) 1985-07-04
AU568416B2 (en) 1987-12-24
ES295772U (es) 1987-11-01
CA1232082A (en) 1988-01-26
DE3476297D1 (en) 1989-02-23
IL73562A0 (en) 1985-02-28
KR920007209B1 (ko) 1992-08-27
AU3509084A (en) 1985-07-12
EP0167538A1 (en) 1986-01-15

Similar Documents

Publication Publication Date Title
EP0720232A4 (en) MANY CHIP MODULE
MY103606A (en) Multipurpose socket
SE8104663L (sv) Berelement for en ic-modul
TW371733B (en) Memory module
GB2140205B (en) Integrated circuit module and method of making same
EP0377932A3 (en) Package of semiconductor integrated circuits
KR950030325A (ko) 반도체 패키지
EP0304263A3 (en) Semiconductor chip assembly
SG82590A1 (en) Bumpless flip chip assembly with strips and via-fill
GB2117564B (en) Mounting one integrated circuit upon another
IL102269A (en) Integrated socket-type package for flip chip semiconductor devices and circuits
GB2165092B (en) Solid-state imager chip mounting
ES295772Y (es) Un encapsulado plano para pastillas de memoria de circuito integrado, de aplicacion especial a circuitos de aviacion
CA2061522A1 (en) Structure of semiconductor ic chip
GB2208569B (en) Method for connecting leadless chip packages and articles
EP0139364A3 (en) Multiple path signal distribution to large scale integration chips
GB2202994B (en) Circuit assembly, e.g. for an electronic timepiece
JPS5546578A (en) Method of mounting integrated circuit
JPS5277587A (en) Wiring of integrated circuit outside chip
JPS6453568A (en) Semiconductor package
KR860001486A (ko) 칩온칩(chip on chip)형 반도체 집적회로
MY106858A (en) Resin sealing type semiconductor device in which a very small semiconductor chip is sealed in package with resin.
MY127468A (en) Metal substrate having an ic chip and carrier mounting
EP0162521A3 (en) Package for semiconductor devices
KR940008643Y1 (ko) 고집적 패키지

Legal Events

Date Code Title Description
PC1K Transfer of utility model
FD1K Utility model lapsed

Effective date: 20040202