EP0715237B1 - Schaltungsanordung zur Erzeugung einer geregelten Ausgangsspannung - Google Patents
Schaltungsanordung zur Erzeugung einer geregelten Ausgangsspannung Download PDFInfo
- Publication number
- EP0715237B1 EP0715237B1 EP95118311A EP95118311A EP0715237B1 EP 0715237 B1 EP0715237 B1 EP 0715237B1 EP 95118311 A EP95118311 A EP 95118311A EP 95118311 A EP95118311 A EP 95118311A EP 0715237 B1 EP0715237 B1 EP 0715237B1
- Authority
- EP
- European Patent Office
- Prior art keywords
- voltage
- input
- circuit arrangement
- transistor
- terminal
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Images
Classifications
-
- G—PHYSICS
- G05—CONTROLLING; REGULATING
- G05F—SYSTEMS FOR REGULATING ELECTRIC OR MAGNETIC VARIABLES
- G05F1/00—Automatic systems in which deviations of an electric quantity from one or more predetermined values are detected at the output of the system and fed back to a device within the system to restore the detected quantity to its predetermined value or values, i.e. retroactive systems
- G05F1/10—Regulating voltage or current
- G05F1/46—Regulating voltage or current wherein the variable actually regulated by the final control device is dc
- G05F1/56—Regulating voltage or current wherein the variable actually regulated by the final control device is dc using semiconductor devices in series with the load as final control devices
Definitions
- the invention relates to a circuit arrangement for generation a regulated output voltage from an unregulated input voltage with a transistor whose load current path between the input terminal for supplying the unregulated input voltage and the output connection for tapping the regulated Output voltage is switched, and with a control amplifier, to which the regulated output voltage can be supplied and its output terminal with the control terminal of the transistor is coupled.
- Voltage regulators are necessary if one can be supplied from the outside Supply voltage is subject to strong fluctuations functional units to be supplied, however, as constant as possible Require operating voltage. To a large allowable To obtain fluctuation range of the input voltage so that the supplied functional units, if possible low input voltage still work, it is necessary that the voltage drop between output and input voltage is as low as possible. These requirements are, for example in the field of automotive electronics.
- Voltage regulators with low voltage loss are for example in the textbook Tietze, Schenk: “semiconductor circuit technology", 9th edition, 1991, chapter 18.3.4, pages 547 to 549 described. Between the connection for the unregulated input voltage and the connection for the regulated output voltage the load current path of a pnp transistor is switched, its emitter with the input connection and its collector connected to the output connection is.
- those are supplied by the voltage regulator Functional units usually in CMOS technology manufactured that have a high degree of integration and a enables low power dissipation at low cost. If the voltage regulator to achieve the highest possible integration density on the CMOS circuit together with the to supplying functional units should be arranged Problems with the implementation of the control transistor. The production of such a high current consumption trained bipolar pnp control transistor is in CMOS manufacturing processes not easily possible.
- DE-A1-37 16 880 there is one Voltage control circuit shown, in which the load current path a MOS transistor between the input terminal for connection an unregulated DC battery voltage and the output connection, at which the regulated output voltage for connection a load is connected.
- a control amplifier circuit which can supply the regulated output voltage is for the control of the MOS transistor.
- the Supply voltage of the control amplifier is from a voltage chopper circuit provided that for voltage doubling ensures that the MOS transistor fully driven becomes.
- the object of the invention is a circuit arrangement of the type mentioned at the beginning, the complete can be produced in CMOS technology. You should one if possible have low power loss with good control behavior.
- the the output of the control amplifier on the control connection of the transistor coupling capacitance ensures that the output voltage also rapid load changes on the output side straightened out.
- the charge pump ensures the relatively slow, static control of the control transistor.
- the charge pump can therefore be dimensioned for low power consumption become. This also means that in the charge pump capacities known to be relatively small can be.
- the integrated realization of the voltage regulator therefore requires a low current and one small area.
- a MOS transistor can be used as the control transistor its drain-source current path between input and output connection is switched. All circuit elements of the Voltage regulators can then use integrated CMOS technology with the possibility of integrating MOS power transistors getting produced.
- a D-MOS power transistor is preferably suitable.
- the control amplifier preferably has a high bandwidth and a low output resistance.
- the capacity value the between the control amplifier output and control input of the control transistor switched capacitance should be in the Magnitude of the input capacitance of the MOS transistor lie, preferably in the range from 1/4 to simple the input capacitance of the MOS transistor.
- charge pumps work clock-controlled.
- a clock conditioning circuit on, which may be synchronized to an external clock is. Since the clock processing circuit from the regulated Output voltage is available when switching on the unregulated input voltage is not a reliable clock signal to control the charge pump. It is therefore required that the regulated output voltage and thus the proper functioning of the charge pump already exist before the clock generating circuit is activated becomes.
- the clock supply of the charge pump by one cantilever oscillator provided. For example, this is one fed back via a Schmitt trigger RC link.
- the reset signal is switched off, and one controlled by the reset signal Multiplexer separates the feedback of the RC element on, so that now more stable system clock in the Charge pump is fed. This also achieves that the charge pump works synchronously with the system clock and no interference caused by superposition of vibrations become.
- the invention is described below with reference to that shown in the figure Embodiment explained in more detail.
- the figure shows the basic implementation of the voltage control circuit and the circuit for providing the clock signal for the charge pump.
- the unregulated input voltage U is fed to an input terminal 1. This is over the drain-source path of a normally-off n-channel MOS transistor 3 with an output connection 2 for tapping the regulated output voltage VDD connected.
- the output voltage VDD is fed to the minus input of a control amplifier 4. Its plus input is due to a reference voltage UR.
- the output of the control amplifier 4 is via a capacitor 8 coupled to the gate terminal of the MOS transistor 3.
- One between the gate terminal of the MOS transistor 3 and reference potential (Ground) switched controllable current source 7 is driven inverted by the output signal of the control amplifier 4.
- a charge pump 5 is provided, the Output connection for an increased output voltage with the Gate terminal of the MOS transistor 3 is connected.
- a current source 6 is provided, which is based on the output signal of the control amplifier 4 driven in the same direction and by the amount of the charge pump 5 generated Output voltage is controllable.
- the voltage regulation circuit works as follows: If the regulated output voltage VDD at terminal 2, for example falls due to a changing load the control deviation formed by the control amplifier 4 increases. The output signal of the control amplifier 4 increases. The Voltage rise is via the capacitor 8 to the gate terminal of the MOS transistor 3 transmitted. Through the relative constant voltage drop along the gate-source path of the MOS transistor 3, the voltage at terminal 2 is raised. The current through the current source discharging the capacitor 8 7 is because of the opposite control from the output of Control amplifier 4 reduced. The dynamic behavior of the Control circuit for rapid load changes in the output voltage is essentially through capacitive coupling of the control amplifier output to the control input of the control transistor certainly.
- the static setting of the gate potential of the transistor 3 takes place via the charge pump 5.
- the from the power source 6 impressed current is in the operating state considered here by the rising output signal of the control amplifier 4 increased. This ensures that the output voltage of the Charge pump 5 is increased.
- the gate voltage of the MOS transistor 3 is supported statically.
- the current source 6 relates their current from the output voltage terminal, this is adjusted by the static control. Because the charge pump 5 the output voltage fluctuations at connection 2
- the charge pump can only follow relatively slowly be dimensioned for a relatively low power consumption.
- the capacities provided in the charge pump 5 in the form of at least one charge capacitor and one charge capacitor can be dimensioned relatively small. Because capacitors area critical for monolithic integration are, the entire voltage regulation circuit has a small one Land use.
- connection 1 for the input voltage U and the gate connection of the MOS transistor 3 switched start-up circuit contains a current limiting resistor 9 and a diode 10, whose cathode connection with the gate connection of the MOS transistor 3 is connected.
- the output voltage VDD is therefore around 0 volts.
- the current limiting resistor 9 is relative to dimension high impedance, so that the current source 7 in the steady Condition is not overloaded.
- the charge pump 5 can be based on conventional circuit principles will be realized. For example, it contains a charging capacitor, at which the increased output voltage can be tapped is.
- the charging capacitor has a charge capacity charged and reloaded. This is during a first Switching phase charged from the supply voltage while In a second switching phase, the stored charge is added reverse orientation to the charging capacitor.
- a clock control is necessary for this.
- the cycle control for the charge pump becomes state 5 of a usually in the integrated circuit provided provided clock generating device 20.
- the facility 20 ensures that the clock is properly processed and distribution to all functional units of the integrated Circuit. It is based on the regulated supply voltage VDD supplied with voltage at connection 2. For this Basically, the clock generating device 20 is switched on the input voltage U is not yet active.
- the one to settle in The regulation necessary clock for the charge pump is therefore during the settling phase from a freely oscillating one Oscillator 21 ... 23 supplied.
- a multiplexer 24 is provided to switch between the off the freely oscillating oscillator 21 ... 23 generated clock signal and the clock signal generated from the clock generator 20 .
- the signal R is the usually present reset signal, that is active as long as the settling phase is present and the regulated output voltage VDD is not yet theirs Has reached the setpoint.
- the free oscillating oscillator contains an RC element 22, 23, the output of which is via a Schmitt trigger 21 is fed back to its input.
- the active reset signal R can, for example, be a specific one Period of time after switching on, for example using a time delay circuit can be activated.
- the time delay must be so long that the regulated one Output voltage VDD is stable with the setpoint.
- the reset signal R can be taken from the internal operating state the circuit shown are derived.
- the voltage VDD is tapped at connection 2 and compared with a suitably chosen threshold. Will the Threshold exceeded, it means that the output voltage VDD is stable. The reset signal R is then switched off, so that the switch 24 to the clock generating device 20 switches.
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Electromagnetism (AREA)
- General Physics & Mathematics (AREA)
- Radar, Positioning & Navigation (AREA)
- Automation & Control Theory (AREA)
- Dc-Dc Converters (AREA)
Description
Claims (10)
- Schaltungsanordnung zur Erzeugung einer geregelten Ausgangsspannung aus einer ungeregelten Eingangsspannung, enthaltend:einen Eingangsanschluß (1) zum Zuführen der ungeregelten Eingangsspannung (U) und einen Ausgangsanschluß (2) zum Abgriff der geregelten Ausgangsspannung (VDD),einen Transistor (3), dessen Laststrompfad zwischen den Eingangs- und den Ausgangsanschluß (1, 2) geschaltet ist,einen Regelverstärker (4), dem die geregelte Ausgangsspannung (VDD) zuführbar ist und dessen Ausgangsanschluß mit dem Steueranschluß des Transistors (3) über eine Kapazität (8) gekoppelt ist,eine durch den Regelverstärker (4) steuerbare Stromquelle (7), durch die die Kapazität (8) entladbar ist,eine Ladungspumpe (5), die einen mit dem Steueranschluß des Transistors (3) verbundenen Ausgangsanschluß für eine erhöhte Spannung aufweist und deren Ausgangsspannung durch den Regelverstärker (4) steuerbar ist.
- Schaltungsanordnung nach Anspruch 1,
dadurch gekennzeichnet, daß
mit zunehmender Regelabweichung der von der steuerbaren Stromquelle (7) eingeprägte Strom abnimmt und die Ausgangsspannung der steuerbaren Ladungspumpe (5) zunimmt. - Schaltungsanordnung nach Anspruch 2,
dadurch gekennzeichnet, daß
die Ladungspumpe (5) eine weitere steuerbare Stromquelle (6) enthält, die zur steuerbaren Stromquelle (7) gegensinnig gesteuert wird. - Schaltungsanordnung nach einem der Ansprüche 1 bis 3,
gekennzeichnet durch
zwischen den Eingangsanschluß (1) und den Steuereingang des Transistors (3) geschaltete Anlaufmittel (9, 10), durch die beim Einschalten der Eingangsspannung (U) der Transistor (3) leitend geschaltet wird. - Schaltungsanordnung nach einem der Ansprüche 1 bis 4,
dadurch gekennzeichnet, daß
der Wert der Kapazität (8) im Bereich vom 1/4-fachen bis zum Einfachen der Eingangskapazität des Transistors (3) liegt. - Schaltungsanordnung nach einem der Ansprüche 1 bis 5,
dadurch gekennzeichnet, daß
der Transistor (3) ein MOS-Transistor ist, dessen Drainanschluß mit dem Eingangsanschluß (1) für die ungeregelte Eingangsspannung (U) und dessen Sourceanschluß mit dem Ausgangsanschluß (2) für die geregelte Ausgangsspannung (VDD) verbunden ist. - Schaltungsanordnung nach einem der Ansprüche 1 bis 6,
gekennzeichnet durch
eine von der Ausgangsspannung (VDD) gespeiste Takterzeugungseinrichtung (20...24), durch die die Ladungspumpe (5) mit einem Taktsignal gespeist wird. - Schaltungsanordnung nach Anspruch 7,
dadurch gekennzeichnet, daß
die Takterzeugungseinrichtung (20...24) eine Umschalteinrichtung (24) enthält, durch die die Ladungspumpe (5) in Abhängigkeit von einem Eingangssignal (R) entweder von einer Einrichtung (20), die weitere auf der gemeinsamen integrierten Schaltung vorhandenen Funktionseinheiten zur Taktsteuerung versorgt, mit einem Taktsignal gespeist wird oder von einem frei schwingenden Oszillator (21, 22, 23). - Schaltungsanordnung nach Anspruch 8,
dadurch gekennzeichnet, daß
durch die Umschalteinrichtung (24) eine im frei schwingenden Oszillator (21, 22, 23) vorhandene Rückkopplung unterbrochen werden kann. - Schaltungsanordnung nach Anspruch 8 oder 9,
dadurch gekennzeichnet, daß
der frei schwingende Oszillator (21, 22, 23) ein RC-Glied (22, 23) enthält, dessen Ausgang über einen Verstärker mit Hysterese (21) auf seinen Eingang rückgekoppelt ist.
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
DE4442466A DE4442466C1 (de) | 1994-11-29 | 1994-11-29 | Schaltungsanordnung zur Erzeugung einer geregelten Ausgangsspannung |
DE4442466 | 1994-11-29 |
Publications (3)
Publication Number | Publication Date |
---|---|
EP0715237A2 EP0715237A2 (de) | 1996-06-05 |
EP0715237A3 EP0715237A3 (de) | 1997-06-04 |
EP0715237B1 true EP0715237B1 (de) | 2000-03-15 |
Family
ID=6534451
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
EP95118311A Expired - Lifetime EP0715237B1 (de) | 1994-11-29 | 1995-11-21 | Schaltungsanordung zur Erzeugung einer geregelten Ausgangsspannung |
Country Status (3)
Country | Link |
---|---|
US (1) | US5654628A (de) |
EP (1) | EP0715237B1 (de) |
DE (2) | DE4442466C1 (de) |
Families Citing this family (17)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
FR2765045B1 (fr) * | 1997-06-24 | 1999-09-03 | Sgs Thomson Microelectronics | Dispositif d'ajustement du courant de charge d'un condensateur de stockage |
DE19748328C2 (de) * | 1997-10-31 | 1999-08-12 | Siemens Ag | Spannungs-Konstanthalter |
DE19818465C2 (de) * | 1998-04-24 | 2001-02-15 | Siemens Ag | Schaltungsanordnung für eine Ladungspumpe und Spannungsreglerschaltung mit einer derartigen Schaltungsanordnung |
US6310789B1 (en) | 1999-06-25 | 2001-10-30 | The Procter & Gamble Company | Dynamically-controlled, intrinsically regulated charge pump power converter |
MXPA01013024A (es) | 1999-06-25 | 2002-06-04 | The Board Of Trustees Of The | Convertidor de energia conmutado dinamico. |
US6504349B2 (en) | 2000-02-29 | 2003-01-07 | Sipex Corporation | Pulse width modulated voltage regulation circuit and related methods |
US6370046B1 (en) | 2000-08-31 | 2002-04-09 | The Board Of Trustees Of The University Of Illinois | Ultra-capacitor based dynamically regulated charge pump power converter |
DE10211543B4 (de) * | 2002-03-15 | 2005-06-30 | Infineon Technologies Ag | Schaltungsanordnung mit einem Feldeffekttransistor und Verfahren zum Betrieb der Schaltungsanordnung |
DE10215748A1 (de) * | 2002-04-10 | 2003-12-24 | Infineon Technologies Ag | Verfahren und Schaltungsanordnung zur elektronischen Spannungsregelung |
DE10223772A1 (de) * | 2002-05-28 | 2003-12-18 | Infineon Technologies Ag | Schaltungsanordnung und Verfahren zur Bereitstellung einer Ausgangsspannung aus einer Eingangsspannung |
DE10248498A1 (de) * | 2002-10-17 | 2004-05-06 | Infineon Technologies Ag | Schaltungsanordnung zur Spannungsregelung |
DE10334066A1 (de) | 2003-07-25 | 2005-02-24 | Infineon Technologies Ag | Schaltungsanordnung zur Spannungsregelung und Verfahren zum Betreiben einer Schaltunsanordnung zur Spannugsregelung |
DE102010054402A1 (de) * | 2010-12-14 | 2012-06-14 | Init Innovative Informatikanwendungen In Transport-, Verkehrs- Und Leitsystemen Gmbh | Schaltung zum Schutz eines elektrischen Verbrauchers gegen Überspannungen |
US9002447B2 (en) | 2013-03-14 | 2015-04-07 | Medtronic, Inc. | Implantable medical device having power supply for generating a regulated power supply |
US20170033793A1 (en) * | 2015-07-31 | 2017-02-02 | Texas Instruments Incorporated | Millivolt power harvesting fet controller |
US10128833B2 (en) | 2015-07-31 | 2018-11-13 | Texas Instruments Incorporated | Millivolt power harvesting FET controller |
TWI559113B (zh) * | 2015-10-19 | 2016-11-21 | Macroblock Inc | Voltage control device |
Family Cites Families (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE3010618A1 (de) * | 1980-03-20 | 1981-09-24 | Robert Bosch Gmbh, 7000 Stuttgart | Schaltungsanordnung zum konstanthalten einer versorgungsspannung |
DE3716880A1 (de) * | 1987-05-20 | 1988-12-15 | Sachs Systemtechnik Gmbh | Spannungsregelschaltung |
DE9017692U1 (de) * | 1990-07-18 | 1991-10-17 | Friemann & Wolf Gerätebau GmbH, 4100 Duisburg | Elektronische Schaltung für einen Low-Drop-Längsregler zum Laden elektrischer Akkumulatoren |
US5168209A (en) * | 1991-06-14 | 1992-12-01 | Texas Instruments Incorporated | AC stabilization using a low frequency zero created by a small internal capacitor, such as in a low drop-out voltage regulator |
NL9201053A (nl) * | 1992-06-15 | 1994-01-03 | Koninkl Philips Electronics Nv | Switched capacitor ladingspomp, alsmede zaagtandoscillator voorzien van een dergelijke switched capacitor ladingspomp. |
US5592120A (en) * | 1994-09-07 | 1997-01-07 | Analog Devices, Inc. | Charge pump system |
US5552697A (en) * | 1995-01-20 | 1996-09-03 | Linfinity Microelectronics | Low voltage dropout circuit with compensating capacitance circuitry |
-
1994
- 1994-11-29 DE DE4442466A patent/DE4442466C1/de not_active Expired - Fee Related
-
1995
- 1995-11-21 EP EP95118311A patent/EP0715237B1/de not_active Expired - Lifetime
- 1995-11-21 DE DE59507999T patent/DE59507999D1/de not_active Expired - Lifetime
- 1995-11-29 US US08/564,502 patent/US5654628A/en not_active Expired - Lifetime
Also Published As
Publication number | Publication date |
---|---|
DE59507999D1 (de) | 2000-04-20 |
DE4442466C1 (de) | 1995-12-14 |
EP0715237A2 (de) | 1996-06-05 |
EP0715237A3 (de) | 1997-06-04 |
US5654628A (en) | 1997-08-05 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
EP0715237B1 (de) | Schaltungsanordung zur Erzeugung einer geregelten Ausgangsspannung | |
DE68924394T2 (de) | Vorrichtung zum Erzeugen einer Referenzspannung für einen eine kapazitive Bootstrapschaltung enthaltenden Schalter. | |
DE69823289T2 (de) | Temperaturunabhängiger Oszillator | |
DE4211644C2 (de) | Schaltungsanordnung zur Erzeugung einer konstanten Spannung | |
DE68910597T2 (de) | Ausgangsspannungs-Regulierung eines Spannungsvervielfachers. | |
DE69422239T2 (de) | Referenzspannungsgeneratorschaltung | |
DE2541131C2 (de) | Schaltungsanordnung zum Konstanthalten der Schaltverzögerung von FET-Inverterstufen in einer integrierten Schaltung | |
DE69310308T2 (de) | Negative Hochleistungsladungspumpe | |
DE3880735T2 (de) | Integrierter CMOS-Kreis mit Substratvorspannungsregler. | |
DE69111113T2 (de) | Kondensator-Ladungspumpen. | |
EP0591750B1 (de) | Verfahren zur Stromeinstellung eines monolithisch integrierten Padtreibers | |
DE69222144T2 (de) | Treiber, insbesondere für Leistungs-MOS-Halbbrücken | |
DE112020001910T5 (de) | Lineare Energieversorgungsschaltung und Source-Follower-Schaltung | |
DE69623754T2 (de) | Spannungsregler mit schneller Reaktionszeit und niedrigem Verbrauch und dazugehöriges Verfahren | |
DE2708021C3 (de) | Schaltungsanordnung in integrierter CMOS-Technik zur Regelung der Speisespannung für eine Last | |
DE2143093C2 (de) | Mehrphasenfeldeffekttransistor- Steuerungsschaltung | |
DE68912739T2 (de) | Befehlschaltung. | |
DE69024929T2 (de) | Spannungsregler mit Leistungszusatzsystem | |
DE60107767T2 (de) | Gleichstrom/Gleichstrom Schaltnetzteil | |
DE2745302C2 (de) | Schaltungsanordnung zur Kontrolle der Versorgungsspannung für vorzugsweise integrierte Schaltkreise | |
DE19650149C2 (de) | Integrierte Halbleiterschaltung mit Zwischenpotential-Erzeugungsschaltung | |
DE68922762T2 (de) | Schaltungsvorrichtung mit geringer Absorption zum Steuern eines Leistungstransistors. | |
EP1154564B1 (de) | Zweistufiger Verstärker | |
DE69805717T2 (de) | Ladungspumpen-Spannungsgenerator mit selbstschwingender Steuerschaltung | |
DE69009072T2 (de) | Bi-MOS logischer Schaltkreis zum Entladen der in einer parasitären Kapazität angesammelten Ladungen. |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PUAI | Public reference made under article 153(3) epc to a published international application that has entered the european phase |
Free format text: ORIGINAL CODE: 0009012 |
|
AK | Designated contracting states |
Kind code of ref document: A2 Designated state(s): DE ES FR GB IT NL |
|
PUAL | Search report despatched |
Free format text: ORIGINAL CODE: 0009013 |
|
AK | Designated contracting states |
Kind code of ref document: A3 Designated state(s): DE ES FR GB IT NL |
|
17P | Request for examination filed |
Effective date: 19970703 |
|
GRAG | Despatch of communication of intention to grant |
Free format text: ORIGINAL CODE: EPIDOS AGRA |
|
GRAG | Despatch of communication of intention to grant |
Free format text: ORIGINAL CODE: EPIDOS AGRA |
|
GRAH | Despatch of communication of intention to grant a patent |
Free format text: ORIGINAL CODE: EPIDOS IGRA |
|
17Q | First examination report despatched |
Effective date: 19990716 |
|
GRAH | Despatch of communication of intention to grant a patent |
Free format text: ORIGINAL CODE: EPIDOS IGRA |
|
GRAA | (expected) grant |
Free format text: ORIGINAL CODE: 0009210 |
|
AK | Designated contracting states |
Kind code of ref document: B1 Designated state(s): DE ES FR GB IT NL |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: NL Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20000315 Ref country code: ES Free format text: THE PATENT HAS BEEN ANNULLED BY A DECISION OF A NATIONAL AUTHORITY Effective date: 20000315 |
|
REF | Corresponds to: |
Ref document number: 59507999 Country of ref document: DE Date of ref document: 20000420 |
|
ITF | It: translation for a ep patent filed |
Owner name: STUDIO JAUMANN P. & C. S.N.C. |
|
GBT | Gb: translation of ep patent filed (gb section 77(6)(a)/1977) |
Effective date: 20000517 |
|
ET | Fr: translation filed | ||
NLV1 | Nl: lapsed or annulled due to failure to fulfill the requirements of art. 29p and 29m of the patents act | ||
PLBE | No opposition filed within time limit |
Free format text: ORIGINAL CODE: 0009261 |
|
STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT |
|
26N | No opposition filed | ||
REG | Reference to a national code |
Ref country code: GB Ref legal event code: IF02 |
|
PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: GB Payment date: 20031029 Year of fee payment: 9 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: GB Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20041121 |
|
GBPC | Gb: european patent ceased through non-payment of renewal fee |
Effective date: 20041121 |
|
REG | Reference to a national code |
Ref country code: FR Ref legal event code: TP Owner name: INFINEON TECHNOLOGIES AG, DE Effective date: 20110922 |
|
REG | Reference to a national code |
Ref country code: DE Ref legal event code: R081 Ref document number: 59507999 Country of ref document: DE Owner name: INFINEON TECHNOLOGIES AG, DE Free format text: FORMER OWNER: SIEMENS AKTIENGESELLSCHAFT, 80333 MUENCHEN, DE Effective date: 20111107 |
|
PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: FR Payment date: 20141119 Year of fee payment: 20 |
|
PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: IT Payment date: 20141125 Year of fee payment: 20 |
|
PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: DE Payment date: 20150120 Year of fee payment: 20 |
|
REG | Reference to a national code |
Ref country code: DE Ref legal event code: R071 Ref document number: 59507999 Country of ref document: DE |