DE69326108D1 - Halbleiterspeicheranordung - Google Patents

Halbleiterspeicheranordung

Info

Publication number
DE69326108D1
DE69326108D1 DE69326108T DE69326108T DE69326108D1 DE 69326108 D1 DE69326108 D1 DE 69326108D1 DE 69326108 T DE69326108 T DE 69326108T DE 69326108 T DE69326108 T DE 69326108T DE 69326108 D1 DE69326108 D1 DE 69326108D1
Authority
DE
Germany
Prior art keywords
memory device
semiconductor memory
semiconductor
memory
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
DE69326108T
Other languages
English (en)
Other versions
DE69326108T2 (de
Inventor
Kimimasa Imai
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Toshiba Corp
Original Assignee
Toshiba Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Toshiba Corp filed Critical Toshiba Corp
Application granted granted Critical
Publication of DE69326108D1 publication Critical patent/DE69326108D1/de
Publication of DE69326108T2 publication Critical patent/DE69326108T2/de
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C5/00Details of stores covered by group G11C11/00
    • G11C5/02Disposition of storage elements, e.g. in the form of a matrix array
    • G11C5/025Geometric lay-out considerations of storage- and peripheral-blocks in a semiconductor storage device
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C11/00Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
    • G11C11/40Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
    • G11C11/401Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
    • G11C11/4063Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing
    • G11C11/407Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing for memory cells of the field-effect type
    • G11C11/408Address circuits
    • G11C11/4085Word line control circuits, e.g. word line drivers, - boosters, - pull-up, - pull-down, - precharge
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C11/00Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
    • G11C11/40Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
    • G11C11/401Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
    • G11C11/4063Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing
    • G11C11/407Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing for memory cells of the field-effect type
    • G11C11/409Read-write [R-W] circuits 
    • G11C11/4096Input/output [I/O] data management or control circuits, e.g. reading or writing circuits, I/O drivers or bit-line switches 
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C7/00Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G11C7/1051Data output circuits, e.g. read-out amplifiers, data output buffers, data output registers, data output level conversion circuits
    • G11C7/1069I/O lines read out arrangements
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C7/00Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G11C7/1078Data input circuits, e.g. write amplifiers, data input buffers, data input registers, data input level conversion circuits
    • G11C7/1096Write circuits, e.g. I/O line write drivers
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C8/00Arrangements for selecting an address in a digital store
    • G11C8/08Word line control circuits, e.g. drivers, boosters, pull-up circuits, pull-down circuits, precharging circuits, for word lines

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Computer Hardware Design (AREA)
  • Databases & Information Systems (AREA)
  • Dram (AREA)
  • For Increasing The Reliability Of Semiconductor Memories (AREA)
  • Design And Manufacture Of Integrated Circuits (AREA)
  • Semiconductor Memories (AREA)
DE69326108T 1992-09-22 1993-09-21 Halbleiterspeicheranordung Expired - Fee Related DE69326108T2 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP04253150A JP3073610B2 (ja) 1992-09-22 1992-09-22 半導体記憶装置

Publications (2)

Publication Number Publication Date
DE69326108D1 true DE69326108D1 (de) 1999-09-30
DE69326108T2 DE69326108T2 (de) 2000-01-05

Family

ID=17247222

Family Applications (1)

Application Number Title Priority Date Filing Date
DE69326108T Expired - Fee Related DE69326108T2 (de) 1992-09-22 1993-09-21 Halbleiterspeicheranordung

Country Status (5)

Country Link
US (1) US5404336A (de)
EP (1) EP0591751B1 (de)
JP (1) JP3073610B2 (de)
KR (1) KR970006600B1 (de)
DE (1) DE69326108T2 (de)

Families Citing this family (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3099931B2 (ja) * 1993-09-29 2000-10-16 株式会社東芝 半導体装置
US6070262A (en) * 1997-04-04 2000-05-30 International Business Machines Corporation Reconfigurable I/O DRAM
KR100268876B1 (ko) * 1998-05-13 2000-10-16 김영환 비휘발성 강유전체 메모리소자의 구동회로
TW461079B (en) * 1999-02-08 2001-10-21 Sanyo Electric Co Semiconductor memory apparatus
JP3934867B2 (ja) * 2000-09-29 2007-06-20 株式会社東芝 不揮発性半導体記憶装置および不揮発性半導体メモリシステム
KR100437468B1 (ko) * 2002-07-26 2004-06-23 삼성전자주식회사 9의 배수가 되는 데이터 입출력 구조를 반도체 메모리 장치
KR101449932B1 (ko) * 2013-02-18 2014-10-22 (주)피델릭스 레이아웃 면적을 저감하는 플래시 메모리 장치

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS609152A (ja) * 1983-06-29 1985-01-18 Fujitsu Ltd 半導体装置
JPS6030000A (ja) * 1983-07-27 1985-02-15 Mitsubishi Electric Corp 半導体メモリ装置
JPS60183653A (ja) * 1984-03-01 1985-09-19 Toshiba Corp ビツト・エラ−検出機能を備えたメモリ
US4809278A (en) * 1986-04-21 1989-02-28 Unisys Corporation Specialized parity detection system for wide memory structure
JPH01171199A (ja) * 1987-12-25 1989-07-06 Mitsubishi Electric Corp 半導体メモリ
US5089993B1 (en) * 1989-09-29 1998-12-01 Texas Instruments Inc Memory module arranged for data and parity bits
US5152492A (en) * 1990-05-24 1992-10-06 Foisy Donna J Viewgraph mount

Also Published As

Publication number Publication date
EP0591751A2 (de) 1994-04-13
DE69326108T2 (de) 2000-01-05
JP3073610B2 (ja) 2000-08-07
JPH06104402A (ja) 1994-04-15
EP0591751A3 (en) 1995-09-20
KR940007878A (ko) 1994-04-28
KR970006600B1 (ko) 1997-04-29
EP0591751B1 (de) 1999-08-25
US5404336A (en) 1995-04-04

Similar Documents

Publication Publication Date Title
DE69227723D1 (de) Halbleiterspeicheranordnung
DE69224315D1 (de) Halbleiterspeichervorrichtung
DE69322311D1 (de) Halbleiterspeicheranordnung
DE69322747D1 (de) Halbleiterspeicheranordnung
DE69322725T2 (de) Halbleiterspeicheranordnung
KR940011024U (ko) 반도체 메모리 장치
DE69427443D1 (de) Halbleiterspeicheranordnung
DE69432846D1 (de) Halbleiterspeichereinrichtung
DE69220101D1 (de) Halbleiterspeichereinrichtung
DE69326494D1 (de) Halbleiterspeicheranordnung
DE69219518D1 (de) Halbleiterspeicheranordnung
DE69332966D1 (de) Halbleiterspeicherbauelement
DE69324470T2 (de) Halbleiterspeicheranordnung
DE69322436T2 (de) Halbleiterspeicheranordnung
DE69222793T2 (de) Halbleiterspeicheranordnung
DE69223333D1 (de) Halbleiterspeicheranordnung
DE69225298D1 (de) Halbleiterspeichervorrichtung
DE69325132D1 (de) Halbleiterspeicherbauelement
DE69427107D1 (de) Halbleiterspeicheranordnung
DE69215555D1 (de) Halbleiterspeicheranordnung
DE69326108D1 (de) Halbleiterspeicheranordung
DE69321544T2 (de) Halbleiterspeicheranordnung
DE69423996T2 (de) Halbleiterspeicheranordnung
DE69222333D1 (de) Halbleiterspeicheranordnung
DE69420195T2 (de) Halbleiterspeicheranordnung

Legal Events

Date Code Title Description
8364 No opposition during term of opposition
8339 Ceased/non-payment of the annual fee