DE69027907D1 - Datenspeicherzugriff - Google Patents

Datenspeicherzugriff

Info

Publication number
DE69027907D1
DE69027907D1 DE69027907T DE69027907T DE69027907D1 DE 69027907 D1 DE69027907 D1 DE 69027907D1 DE 69027907 T DE69027907 T DE 69027907T DE 69027907 T DE69027907 T DE 69027907T DE 69027907 D1 DE69027907 D1 DE 69027907D1
Authority
DE
Germany
Prior art keywords
data storage
storage access
access
data
storage
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
DE69027907T
Other languages
English (en)
Inventor
David Wells Potter
Ralph Joseph Scaccia
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
International Business Machines Corp
Original Assignee
International Business Machines Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by International Business Machines Corp filed Critical International Business Machines Corp
Application granted granted Critical
Publication of DE69027907D1 publication Critical patent/DE69027907D1/de
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/40—Bus structure
    • G06F13/4004—Coupling between buses
    • G06F13/4009—Coupling between buses with data restructuring
    • G06F13/4018—Coupling between buses with data restructuring with data-width conversion
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/20—Handling requests for interconnection or transfer for access to input/output bus
    • G06F13/28—Handling requests for interconnection or transfer for access to input/output bus using burst mode transfer, e.g. direct memory access DMA, cycle steal

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Bus Control (AREA)
DE69027907T 1989-10-31 1990-10-09 Datenspeicherzugriff Expired - Lifetime DE69027907D1 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US07/430,693 US5170477A (en) 1989-10-31 1989-10-31 Odd boundary address aligned direct memory acess device and method

Publications (1)

Publication Number Publication Date
DE69027907D1 true DE69027907D1 (de) 1996-08-29

Family

ID=23708619

Family Applications (1)

Application Number Title Priority Date Filing Date
DE69027907T Expired - Lifetime DE69027907D1 (de) 1989-10-31 1990-10-09 Datenspeicherzugriff

Country Status (5)

Country Link
US (1) US5170477A (de)
EP (1) EP0425849B1 (de)
JP (1) JPH0619752B2 (de)
KR (1) KR940002088B1 (de)
DE (1) DE69027907D1 (de)

Families Citing this family (29)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5379443A (en) * 1990-02-09 1995-01-03 Intel Corporation Microprocessor providing encoded information on byte enable lines indicating whether reading code or data, location of code/data on data lines, and bit width of code/data
JP2606942B2 (ja) * 1990-02-22 1997-05-07 株式会社東芝 Ｄｍａコントローラ
AU652371B2 (en) * 1990-06-29 1994-08-25 Fujitsu Limited Data transfer system
US5548762A (en) * 1992-01-30 1996-08-20 Digital Equipment Corporation Implementation efficient interrupt select mechanism
US5465340A (en) * 1992-01-30 1995-11-07 Digital Equipment Corporation Direct memory access controller handling exceptions during transferring multiple bytes in parallel
US5721954A (en) * 1992-04-13 1998-02-24 At&T Global Information Solutions Company Intelligent SCSI-2/DMA processor
US5412782A (en) 1992-07-02 1995-05-02 3Com Corporation Programmed I/O ethernet adapter with early interrupts for accelerating data transfer
US5392406A (en) * 1992-09-18 1995-02-21 3Com Corporation DMA data path aligner and network adaptor utilizing same
JP2778913B2 (ja) * 1994-04-26 1998-07-23 株式会社東芝 マルチプロセッサシステム及びメモリアロケーション方法
US5566312A (en) * 1994-05-23 1996-10-15 Advanced Micro Devices Processimg unit with programmable mis-aligned byte addressing
US5623697A (en) * 1994-11-30 1997-04-22 International Business Machines Corporation Bridge between two buses of a computer system with a direct memory access controller having a high address extension and a high count extension
US5687328A (en) * 1995-05-16 1997-11-11 National Semiconductor Corporation Method and apparatus for aligning data for transfer between a source memory and a destination memory over a multibit bus
US5671373A (en) * 1995-06-08 1997-09-23 Hewlett-Packard Company Data bus protocol for computer graphics system
US6125435A (en) * 1995-09-13 2000-09-26 Lexar Media, Inc. Alignment of cluster address to block addresses within a semiconductor non-volatile mass storage memory
US5862407A (en) * 1996-03-15 1999-01-19 Rendition, Inc. System for performing DMA byte swapping within each data element in accordance to swapping indication bits within a DMA command
US6122717A (en) * 1996-06-17 2000-09-19 Integrated Device Technology, Inc. Methods and apparatus for a memory that supports a variable number of bytes per logical cell and a variable number of cells
US6065070A (en) * 1998-03-18 2000-05-16 National Semiconductor Corporation DMA configurable channel with memory width N and with steering logic comprising N multiplexors, each multiplexor having a single one-byte input and N one-byte outputs
JP2001022637A (ja) * 1999-07-07 2001-01-26 Fujitsu Ltd メモリ制御装置及び情報処理装置
FI20010924A (fi) * 2001-05-03 2002-11-04 Nokia Corp Mikroprosessorin muistinkäsittely
US7016987B2 (en) * 2001-06-21 2006-03-21 Integrated Device Technology, Inc. Transaction aligner microarchitecture
US6993619B2 (en) * 2003-03-28 2006-01-31 International Business Machines Corporation Single request data transfer regardless of size and alignment
US7506133B2 (en) * 2003-08-20 2009-03-17 Seiko Epson Corporation Method and apparatus for high speed addressing of a memory space from a relatively small address space
WO2006027020A1 (en) * 2004-09-10 2006-03-16 Freescale Semiconductor, Inc. Apparatus and method for multiple endian mode bus matching
US20070050592A1 (en) * 2005-08-31 2007-03-01 Gschwind Michael K Method and apparatus for accessing misaligned data streams
US8156310B2 (en) * 2006-09-11 2012-04-10 International Business Machines Corporation Method and apparatus for data stream alignment support
US8751748B2 (en) * 2010-01-15 2014-06-10 International Business Machines Corporation Reader set encoding for directory of shared cache memory in multiprocessor system
US8832415B2 (en) * 2010-01-08 2014-09-09 International Business Machines Corporation Mapping virtual addresses to different physical addresses for value disambiguation for thread memory access requests
JP5035387B2 (ja) 2010-05-10 2012-09-26 住友電気工業株式会社 研磨剤、化合物半導体の製造方法および半導体デバイスの製造方法
WO2019022631A1 (en) * 2017-07-27 2019-01-31 EMC IP Holding Company LLC STORING DATA IN DIFFERENTLY SIZED WAFERS WITHIN DIFFERENT STORAGE LEVELS

Family Cites Families (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4271466A (en) * 1975-02-20 1981-06-02 Panafacom Limited Direct memory access control system with byte/word control of data bus
JPS5911135B2 (ja) * 1979-01-17 1984-03-13 株式会社日立製作所 デ−タ処理システムのデ−タ転送方式
US4309754A (en) * 1979-07-30 1982-01-05 International Business Machines Corp. Data interface mechanism for interfacing bit-parallel data buses of different bit width
JPS5790740A (en) * 1980-11-26 1982-06-05 Nec Corp Information transfer device
US4471427A (en) * 1981-12-01 1984-09-11 Burroughs Corporation Direct memory access logic system for a data transfer network
US4542457A (en) * 1983-01-11 1985-09-17 Burroughs Corporation Burst mode data block transfer system
JPS59226923A (ja) * 1983-05-27 1984-12-20 インタ−ナシヨナル　ビジネス　マシ−ンズ　コ−ポレ−シヨン バスインタ−フエ−ス装置
US5038320A (en) * 1987-03-13 1991-08-06 International Business Machines Corp. Computer system with automatic initialization of pluggable option cards
EP0290172A3 (de) * 1987-04-30 1991-01-16 Advanced Micro Devices, Inc. Zweirichtungsfifo mit variabler Byte-Begrenzung und Datenpfadbreitenänderung
JPH0821013B2 (ja) * 1987-05-13 1996-03-04 株式会社日立製作所 ダイレクトメモリアクセスオ−ダ競合制御方式

Also Published As

Publication number Publication date
US5170477A (en) 1992-12-08
KR910008587A (ko) 1991-05-31
EP0425849A3 (en) 1992-07-29
EP0425849A2 (de) 1991-05-08
EP0425849B1 (de) 1996-07-24
JPH03147168A (ja) 1991-06-24
KR940002088B1 (ko) 1994-03-17
JPH0619752B2 (ja) 1994-03-16

Similar Documents

Publication Publication Date Title
DE69027907D1 (de) Datenspeicherzugriff
DE69032918D1 (de) Massedatenspeicherbibliothek
DE69216469D1 (de) Serieller Zugriffspeicher
DE68925595D1 (de) Hierarchisches Datenspeicherungssystem
DE69209670D1 (de) Datenzugriffssystem
NO961878D0 (no) Massedatalager-bibliotek
DE69031203D1 (de) Datenaufzeichnungssystem
DE69130889T2 (de) Datenspeichersystem
DE68902193D1 (de) Datenspeicheranordnung.
DE69504965D1 (de) Datenspeicherung
DE3886697D1 (de) Datenspeichergerät.
DE68909250D1 (de) Datenspeicherverfahren.
DE69030040D1 (de) Informationsspeicherung, -zugriff und -verarbeitung
DE69015225D1 (de) Magnetische Datenspeichervorrichtung.
KR880701439A (ko) 정보기억정형품의 출입반송장치
DE69229440T2 (de) Datenspeichergerät
DE69504313D1 (de) Datenspeicher
DE69032036D1 (de) Daten-Aufzeichnungsgerät
DE69427946T2 (de) Datenspeichereinrichtung
DE69231028T2 (de) Serieller zugriffspeicher
DE69331457T2 (de) Serieller Zugriffspeicher
DE68924568D1 (de) Datenspeichergerät.
DE69317155T2 (de) Datenspeichereinheit
DE69425110T2 (de) Serieller Zugriffspeicher
NO921897L (no) Oppbevaringskasse

Legal Events

Date Code Title Description
8332 No legal effect for de