DE60143125D1 - Verfahren für doppelbitspeicherlöschprüfung - Google Patents

Verfahren für doppelbitspeicherlöschprüfung

Info

Publication number
DE60143125D1
DE60143125D1 DE60143125T DE60143125T DE60143125D1 DE 60143125 D1 DE60143125 D1 DE 60143125D1 DE 60143125 T DE60143125 T DE 60143125T DE 60143125 T DE60143125 T DE 60143125T DE 60143125 D1 DE60143125 D1 DE 60143125D1
Authority
DE
Germany
Prior art keywords
procedure
double
memory testing
bite
bite memory
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
DE60143125T
Other languages
English (en)
Inventor
Edward V Bautista
Darlene Hamilton
Weng Fook Lee
Pau-Ling Chen
Keith H Wong
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Spansion LLC
Original Assignee
Spansion LLC
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Spansion LLC filed Critical Spansion LLC
Application granted granted Critical
Publication of DE60143125D1 publication Critical patent/DE60143125D1/de
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C16/00—Erasable programmable read-only memories
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C16/00—Erasable programmable read-only memories
    • G11C16/02—Erasable programmable read-only memories electrically programmable
    • G11C16/06—Auxiliary circuits, e.g. for writing into memory
    • G11C16/34—Determination of programming status, e.g. threshold voltage, overprogramming or underprogramming, retention
    • G11C16/3436—Arrangements for verifying correct programming or erasure
    • G11C16/344—Arrangements for verifying correct erasure or for detecting overerased cells
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/56—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using storage elements with more than two stable states represented by steps, e.g. of voltage, current, phase, frequency
    • G11C11/5671—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using storage elements with more than two stable states represented by steps, e.g. of voltage, current, phase, frequency using charge trapping in an insulator
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C16/00—Erasable programmable read-only memories
    • G11C16/02—Erasable programmable read-only memories electrically programmable
    • G11C16/04—Erasable programmable read-only memories electrically programmable using variable threshold transistors, e.g. FAMOS
    • G11C16/0466—Erasable programmable read-only memories electrically programmable using variable threshold transistors, e.g. FAMOS comprising cells with charge storage in an insulating layer, e.g. metal-nitride-oxide-silicon [MNOS], silicon-oxide-nitride-oxide-silicon [SONOS]
    • G11C16/0475—Erasable programmable read-only memories electrically programmable using variable threshold transistors, e.g. FAMOS comprising cells with charge storage in an insulating layer, e.g. metal-nitride-oxide-silicon [MNOS], silicon-oxide-nitride-oxide-silicon [SONOS] comprising two or more independent storage sites which store independent data
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C16/00—Erasable programmable read-only memories
    • G11C16/02—Erasable programmable read-only memories electrically programmable
    • G11C16/06—Auxiliary circuits, e.g. for writing into memory
    • G11C16/34—Determination of programming status, e.g. threshold voltage, overprogramming or underprogramming, retention
    • G11C16/3436—Arrangements for verifying correct programming or erasure
    • G11C16/344—Arrangements for verifying correct erasure or for detecting overerased cells
    • G11C16/3445—Circuits or methods to verify correct erasure of nonvolatile memory cells

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Computer Hardware Design (AREA)
  • Read Only Memory (AREA)
DE60143125T 2000-11-21 2001-08-07 Verfahren für doppelbitspeicherlöschprüfung Expired - Lifetime DE60143125D1 (de)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US09/717,550 US6331951B1 (en) 2000-11-21 2000-11-21 Method and system for embedded chip erase verification
PCT/US2001/024828 WO2002043073A1 (en) 2000-11-21 2001-08-07 Method and system for dual bit memory erase verification

Publications (1)

Publication Number Publication Date
DE60143125D1 true DE60143125D1 (de) 2010-11-04

Family

ID=24882474

Family Applications (1)

Application Number Title Priority Date Filing Date
DE60143125T Expired - Lifetime DE60143125D1 (de) 2000-11-21 2001-08-07 Verfahren für doppelbitspeicherlöschprüfung

Country Status (9)

Country Link
US (1) US6331951B1 (de)
EP (1) EP1350253B1 (de)
JP (1) JP4601250B2 (de)
KR (1) KR100788491B1 (de)
CN (1) CN1322515C (de)
AU (1) AU2001283185A1 (de)
DE (1) DE60143125D1 (de)
TW (1) TW519652B (de)
WO (1) WO2002043073A1 (de)

Families Citing this family (40)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6992938B1 (en) * 2001-12-06 2006-01-31 Virage Logic Corporation Methods and apparatuses for test circuitry for a dual-polarity non-volatile memory cell
US7130213B1 (en) 2001-12-06 2006-10-31 Virage Logic Corporation Methods and apparatuses for a dual-polarity non-volatile memory cell
US6842375B1 (en) 2001-12-06 2005-01-11 Virage Logic Corporation Methods and apparatuses for maintaining information stored in a non-volatile memory cell
US6788574B1 (en) 2001-12-06 2004-09-07 Virage Logic Corporation Electrically-alterable non-volatile memory cell
US6639271B1 (en) * 2001-12-20 2003-10-28 Advanced Micro Devices, Inc. Fully isolated dielectric memory cell structure for a dual bit nitride storage device and process for making same
US7001807B1 (en) 2001-12-20 2006-02-21 Advanced Micro Devices, Inc. Fully isolated dielectric memory cell structure for a dual bit nitride storage device and process for making same
US6532175B1 (en) * 2002-01-16 2003-03-11 Advanced Micro Devices, In. Method and apparatus for soft program verification in a memory device
TWI259952B (en) * 2002-01-31 2006-08-11 Macronix Int Co Ltd Data erase method of flash memory
US6639844B1 (en) * 2002-03-13 2003-10-28 Advanced Micro Devices, Inc. Overerase correction method
US6901010B1 (en) 2002-04-08 2005-05-31 Advanced Micro Devices, Inc. Erase method for a dual bit memory cell
US6700822B1 (en) * 2002-05-15 2004-03-02 Taiwan Semiconductor Manufacturing Company Pre-decoder for glitch free word line addressing in a memory device
JP2003346484A (ja) * 2002-05-23 2003-12-05 Mitsubishi Electric Corp 不揮発性半導体記憶装置
EP1381057B1 (de) * 2002-07-10 2008-12-03 STMicroelectronics S.r.l. Zeilenauswahlschaltung für Speicherzellenarray
JP2004079602A (ja) * 2002-08-12 2004-03-11 Fujitsu Ltd トラップ層を有する不揮発性メモリ
US6735114B1 (en) 2003-02-04 2004-05-11 Advanced Micro Devices, Inc. Method of improving dynamic reference tracking for flash memory unit
US6975541B2 (en) * 2003-03-24 2005-12-13 Saifun Semiconductors Ltd Alternating application of pulses on two sides of a cell
US6956768B2 (en) * 2003-04-15 2005-10-18 Advanced Micro Devices, Inc. Method of programming dual cell memory device to store multiple data states per cell
US6775187B1 (en) 2003-04-24 2004-08-10 Advanced Micro Devices, Inc. Method of programming a dual cell memory device
US6768673B1 (en) 2003-04-24 2004-07-27 Advanced Micro Devices, Inc. Method of programming and reading a dual cell memory device
US6778442B1 (en) 2003-04-24 2004-08-17 Advanced Micro Devices, Inc. Method of dual cell memory device operation for improved end-of-life read margin
US6822909B1 (en) 2003-04-24 2004-11-23 Advanced Micro Devices, Inc. Method of controlling program threshold voltage distribution of a dual cell memory device
CN1836289A (zh) * 2003-08-13 2006-09-20 皇家飞利浦电子股份有限公司 改进的电荷俘获非易失性存储器的擦除和读取方案
US7206224B1 (en) * 2004-04-16 2007-04-17 Spansion Llc Methods and systems for high write performance in multi-bit flash memory devices
US6834012B1 (en) * 2004-06-08 2004-12-21 Advanced Micro Devices, Inc. Memory device and methods of using negative gate stress to correct over-erased memory cells
US6987696B1 (en) * 2004-07-06 2006-01-17 Advanced Micro Devices, Inc. Method of improving erase voltage distribution for a flash memory array having dummy wordlines
US7042766B1 (en) 2004-07-22 2006-05-09 Spansion, Llc Method of programming a flash memory device using multilevel charge storage
US7042767B2 (en) * 2004-08-02 2006-05-09 Spansion, Llc Flash memory unit and method of programming a flash memory device
US7180775B2 (en) * 2004-08-05 2007-02-20 Msystems Ltd. Different numbers of bits per cell in non-volatile memory devices
US7167398B1 (en) * 2005-02-23 2007-01-23 Spansion L.L.C. System and method for erasing a memory cell
US7158416B2 (en) * 2005-03-15 2007-01-02 Infineon Technologies Flash Gmbh & Co. Kg Method for operating a flash memory device
US7113431B1 (en) * 2005-03-29 2006-09-26 Spansion Llc Quad bit using hot-hole erase for CBD control
US8116142B2 (en) 2005-09-06 2012-02-14 Infineon Technologies Ag Method and circuit for erasing a non-volatile memory cell
WO2007069321A1 (ja) 2005-12-15 2007-06-21 Spansion Llc 不揮発性記憶装置、および不揮発性記憶装置の制御方法
US7319615B1 (en) 2006-08-02 2008-01-15 Spansion Llc Ramp gate erase for dual bit flash memory
US7672159B2 (en) * 2007-01-05 2010-03-02 Macronix International Co., Ltd. Method of operating multi-level cell
US7548462B2 (en) * 2007-06-29 2009-06-16 Macronix International Co., Ltd. Double programming methods of a multi-level-cell nonvolatile memory
CN101923900B (zh) * 2009-06-09 2014-06-11 北京兆易创新科技股份有限公司 一种非易失存储器的擦除方法及装置
KR200458048Y1 (ko) * 2009-09-14 2012-01-18 배승관 와이어 길이가 조절되는 록킹장치
CN102890617B (zh) * 2011-07-18 2015-06-10 群联电子股份有限公司 存储器控制方法、存储器控制器与存储器储存装置
KR102569820B1 (ko) * 2018-10-25 2023-08-24 에스케이하이닉스 주식회사 메모리 컨트롤러 및 그 동작 방법

Family Cites Families (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US517338A (en) * 1894-03-27 Coupling for cable-conveyers
US5172338B1 (en) 1989-04-13 1997-07-08 Sandisk Corp Multi-state eeprom read and write circuits and techniques
US5163021A (en) * 1989-04-13 1992-11-10 Sundisk Corporation Multi-state EEprom read and write circuits and techniques
KR0172401B1 (ko) * 1995-12-07 1999-03-30 김광호 다수상태 불휘발성 반도체 메모리 장치
WO1997048098A1 (en) * 1996-06-14 1997-12-18 Macronix International Co., Ltd. Page mode floating gate memory device storing multiple bits per cell
US5862074A (en) * 1996-10-04 1999-01-19 Samsung Electronics Co., Ltd. Integrated circuit memory devices having reconfigurable nonvolatile multi-bit memory cells therein and methods of operating same
KR100227638B1 (ko) 1996-11-22 1999-11-01 김영환 플래쉬 메모리 소자의 소거회로
JP3409986B2 (ja) * 1997-01-31 2003-05-26 株式会社東芝 多値メモリ
US5928370A (en) 1997-02-05 1999-07-27 Lexar Media, Inc. Method and apparatus for verifying erasure of memory blocks within a non-volatile memory structure
US6768165B1 (en) * 1997-08-01 2004-07-27 Saifun Semiconductors Ltd. Two bit non-volatile electrically erasable and programmable semiconductor memory cell utilizing asymmetrical charge trapping
KR100257854B1 (ko) 1997-12-10 2000-06-01 김영환 플래쉬 메모리의 소거 방법
JP3672435B2 (ja) * 1998-04-22 2005-07-20 富士通株式会社 不揮発性メモリ装置
KR20000030974A (ko) 1998-10-29 2000-06-05 김영환 시리얼 플래쉬 메모리의 소거검증장치 및 방법

Also Published As

Publication number Publication date
JP2004515024A (ja) 2004-05-20
EP1350253A1 (de) 2003-10-08
KR100788491B1 (ko) 2007-12-24
CN1478281A (zh) 2004-02-25
US6331951B1 (en) 2001-12-18
CN1322515C (zh) 2007-06-20
AU2001283185A1 (en) 2002-06-03
EP1350253B1 (de) 2010-09-22
WO2002043073A1 (en) 2002-05-30
TW519652B (en) 2003-02-01
JP4601250B2 (ja) 2010-12-22
KR20030048159A (ko) 2003-06-18

Similar Documents

Publication Publication Date Title
DE60143125D1 (de) Verfahren für doppelbitspeicherlöschprüfung
DE60231928D1 (de) Testverfahren für Halbleiterspeicher
DE60110149D1 (de) Testkopf für Mikrostrukturen
NO20032447D0 (no) System for ultrasonisk testing
DE69929895D1 (de) Prüfvorrichtung
DE60108286D1 (de) Entfernungsmittel für Polymer
DE60235386D1 (de) Ladevorrichtung für v-motor
DE60216389D1 (de) Verfahren zur zerstörungsfreien Prüfung
DE60141507D1 (de) Teststreifenmessverfahren
DE60133260D1 (de) Verfahren und Gerät für strahlentomographische Bilderzeugung
DE60110852D1 (de) Verbindungsvorrichtung für Steckverbinder
DE60139530D1 (de) Vorrichtung für Transachstest
DE60110324D1 (de) Haltevorrichtung für Verbinder
DE60113031T2 (de) Lagervorrichtung für Fahrzeug
ATE335203T1 (de) Test für anti-transglutaminase-antikörper
DE60105293D1 (de) Fischer-tropsch verfahren
DE60132196D1 (de) Testsignalisierung
DE60109501D1 (de) Auslösungsknoten für Messsystem
DE50101172D1 (de) Verbindungsanordnung für leitungen
DE60042518D1 (de) Verfahren zur speicherprüfung
DE10197150T1 (de) LSI-Prüfvorrichtung
DE60140746D1 (de) Gefechtkopfssprengladungsvorrichtung für trägermunitionseinigkeiten
DE69941322D1 (de) Verbindungstestverfahren
DE10196444T1 (de) Prüfvorrichtung
DE60126445D1 (de) Haltevorrichtung für elektrisches Bauteil