CN1156085C - 数字处理锁相环的相位补偿电路 - Google Patents
数字处理锁相环的相位补偿电路 Download PDFInfo
- Publication number
- CN1156085C CN1156085C CNB981266088A CN98126608A CN1156085C CN 1156085 C CN1156085 C CN 1156085C CN B981266088 A CNB981266088 A CN B981266088A CN 98126608 A CN98126608 A CN 98126608A CN 1156085 C CN1156085 C CN 1156085C
- Authority
- CN
- China
- Prior art keywords
- clock
- value
- differential phae
- phase
- system clock
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
- 238000012545 processing Methods 0.000 title claims description 6
- 230000010355 oscillation Effects 0.000 claims description 3
- 238000010586 diagram Methods 0.000 description 8
- 230000008859 change Effects 0.000 description 6
- 238000001914 filtration Methods 0.000 description 4
- 230000008901 benefit Effects 0.000 description 2
- 238000010276 construction Methods 0.000 description 2
- 230000002950 deficient Effects 0.000 description 2
- 238000005516 engineering process Methods 0.000 description 2
- 230000013011 mating Effects 0.000 description 2
- 230000008520 organization Effects 0.000 description 2
- 230000001360 synchronised effect Effects 0.000 description 2
- 238000012546 transfer Methods 0.000 description 2
- 101150110971 CIN7 gene Proteins 0.000 description 1
- 101100400452 Caenorhabditis elegans map-2 gene Proteins 0.000 description 1
- 101150110298 INV1 gene Proteins 0.000 description 1
- 230000018199 S phase Effects 0.000 description 1
- 101100397044 Xenopus laevis invs-a gene Proteins 0.000 description 1
- 238000004891 communication Methods 0.000 description 1
- 230000008878 coupling Effects 0.000 description 1
- 238000010168 coupling process Methods 0.000 description 1
- 238000005859 coupling reaction Methods 0.000 description 1
- 238000001514 detection method Methods 0.000 description 1
- 238000012423 maintenance Methods 0.000 description 1
- 238000000034 method Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000008569 process Effects 0.000 description 1
- 238000013102 re-test Methods 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/08—Details of the phase-locked loop
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04J—MULTIPLEX COMMUNICATION
- H04J3/00—Time-division multiplex systems
- H04J3/02—Details
- H04J3/06—Synchronising arrangements
- H04J3/0635—Clock or time synchronisation in a network
- H04J3/0685—Clock or time synchronisation in a node; Intranode synchronisation
- H04J3/0688—Change of the master or reference, e.g. take-over or failure of the master
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/08—Details of the phase-locked loop
- H03L7/085—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/08—Details of the phase-locked loop
- H03L7/085—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal
- H03L7/089—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal the phase or frequency detector generating up-down pulses
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L7/00—Arrangements for synchronising receiver with transmitter
- H04L7/0079—Receiver details
- H04L7/0083—Receiver details taking measures against momentary loss of synchronisation, e.g. inhibiting the synchronisation, using idle words or using redundant clocks
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L7/00—Arrangements for synchronising receiver with transmitter
- H04L7/02—Speed or phase control by the received code signals, the signals containing no special synchronisation information
- H04L7/033—Speed or phase control by the received code signals, the signals containing no special synchronisation information using the transitions of the received signal to control the phase of the synchronising-signal-generating means, e.g. using a phase-locked loop
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L7/00—Arrangements for synchronising receiver with transmitter
- H04L7/02—Speed or phase control by the received code signals, the signals containing no special synchronisation information
- H04L7/033—Speed or phase control by the received code signals, the signals containing no special synchronisation information using the transitions of the received signal to control the phase of the synchronising-signal-generating means, e.g. using a phase-locked loop
- H04L7/0331—Speed or phase control by the received code signals, the signals containing no special synchronisation information using the transitions of the received signal to control the phase of the synchronising-signal-generating means, e.g. using a phase-locked loop with a digital phase-locked loop [PLL] processing binary samples, e.g. add/subtract logic for correction of receiver clock
Landscapes
- Engineering & Computer Science (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
Abstract
Description
Claims (2)
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR2019970042821U KR200314154Y1 (ko) | 1997-12-29 | 1997-12-29 | 디피피엘엘에서 주파수와 위상 동시 보상 장치 |
KR42821/1997 | 1997-12-29 |
Publications (2)
Publication Number | Publication Date |
---|---|
CN1230052A CN1230052A (zh) | 1999-09-29 |
CN1156085C true CN1156085C (zh) | 2004-06-30 |
Family
ID=19519410
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CNB981266088A Expired - Fee Related CN1156085C (zh) | 1997-12-29 | 1998-12-29 | 数字处理锁相环的相位补偿电路 |
Country Status (3)
Country | Link |
---|---|
US (1) | US6150858A (zh) |
KR (1) | KR200314154Y1 (zh) |
CN (1) | CN1156085C (zh) |
Families Citing this family (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6760857B1 (en) * | 2000-02-18 | 2004-07-06 | Rambus Inc. | System having both externally and internally generated clock signals being asserted on the same clock pin in normal and test modes of operation respectively |
JP2003347936A (ja) * | 2001-11-02 | 2003-12-05 | Seiko Epson Corp | クロック整形回路および電子機器 |
KR100809801B1 (ko) * | 2001-12-24 | 2008-03-04 | 엘지노텔 주식회사 | 위상동기루프의 홀드오버 처리 방법 |
US6731158B1 (en) * | 2002-06-13 | 2004-05-04 | University Of New Mexico | Self regulating body bias generator |
KR20040083860A (ko) * | 2003-03-25 | 2004-10-06 | 유티스타콤코리아 유한회사 | 비동기전송모드 교환기의 스위치/망동기 장치 |
US7145373B2 (en) * | 2004-07-29 | 2006-12-05 | Intel Corporation | Frequency-controlled DLL bias |
JP4213172B2 (ja) * | 2006-06-19 | 2009-01-21 | 日本電波工業株式会社 | Pll発振回路 |
US7808327B2 (en) * | 2006-08-07 | 2010-10-05 | Texas Instruments Incorporated | Method and apparatus to provide digitally controlled crystal oscillators |
CN111934842B (zh) * | 2020-07-08 | 2022-10-14 | 中北大学 | 一种电学稳相时钟分配***及方法 |
Family Cites Families (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR0177731B1 (ko) * | 1994-09-15 | 1999-05-15 | 정장호 | 망동기용 디지탈 위상동기루프 제어방법 |
US5696468A (en) * | 1996-02-29 | 1997-12-09 | Qualcomm Incorporated | Method and apparatus for autocalibrating the center frequency of a voltage controlled oscillator of a phase locked loop |
KR100190032B1 (ko) * | 1996-03-30 | 1999-06-01 | 윤종용 | Efm 데이타 복원용 클럭 발생방법 및 그 방법을 수행하는 위상동기 루프 |
JP3080146B2 (ja) * | 1996-08-26 | 2000-08-21 | 日本電気株式会社 | 自動ロック回路 |
EP0836282B1 (en) * | 1996-10-08 | 2002-06-12 | Sony Corporation | Receiving apparatus and method and phase lock loop circuit |
-
1997
- 1997-12-29 KR KR2019970042821U patent/KR200314154Y1/ko not_active IP Right Cessation
-
1998
- 1998-12-22 US US09/218,772 patent/US6150858A/en not_active Expired - Fee Related
- 1998-12-29 CN CNB981266088A patent/CN1156085C/zh not_active Expired - Fee Related
Also Published As
Publication number | Publication date |
---|---|
KR19990030150U (ko) | 1999-07-26 |
US6150858A (en) | 2000-11-21 |
KR200314154Y1 (ko) | 2003-08-14 |
CN1230052A (zh) | 1999-09-29 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN1127200C (zh) | 用数字字调整的频率合成电路 | |
CN1118937C (zh) | 数字锁相环电路和时钟发生方法 | |
CN1266835C (zh) | 用于生成准确的低抖动时钟的时钟生成器 | |
TWI345368B (en) | Data and clock recovery circuit and gated digital controlled oscillator | |
JP2630343B2 (ja) | 周波数可変クロック発生装置 | |
CN1085710A (zh) | 多路复用分解器电路 | |
CN1156085C (zh) | 数字处理锁相环的相位补偿电路 | |
EP1249936A2 (en) | Lock detection circuit | |
CN1890881A (zh) | △-σ型分数分频pll频率合成器 | |
CN1630196A (zh) | 时钟同步器 | |
CN1201490C (zh) | 相位同步循环电路以及数据再生装置 | |
CN1909376A (zh) | 相位及频率检测电路 | |
CN1126331A (zh) | 精定时恢复电路 | |
CN1099163C (zh) | 高频全数字化锁相回路 | |
CN1091977C (zh) | 用于非整数倍频***的时钟同步方法电路 | |
US6700943B1 (en) | Digital bit synchronizer for low transition densities | |
CN1186877C (zh) | 低抖动数据传输装置 | |
CN1218490C (zh) | 时钟信号发生器 | |
CN1217486C (zh) | 相位比较电路 | |
CN101217277B (zh) | 非整数除频器以及可产生非整数时脉信号的锁相回路 | |
CN1463494A (zh) | 半导体集成电路 | |
CN1578113A (zh) | 两点调变器装置及其在发射装置及接收装置之应用 | |
JP2005033392A (ja) | 半導体集積回路装置 | |
CN1115779C (zh) | 数字锁相环电路以及方法 | |
CN1913420A (zh) | 对称d型触发器和包含其的相位频率检测器 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C10 | Entry into substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
C06 | Publication | ||
PB01 | Publication | ||
C14 | Grant of patent or utility model | ||
GR01 | Patent grant | ||
ASS | Succession or assignment of patent right |
Owner name: LG ELECTRONIC CO., LTD. Free format text: FORMER OWNER: LG INFORMATION + COMMUNICATIONS LTD. Effective date: 20071019 |
|
C41 | Transfer of patent application or patent right or utility model | ||
TR01 | Transfer of patent right |
Effective date of registration: 20071019 Address after: Seoul, South Kerean Patentee after: LG Electronics Inc. Address before: Seoul, South Korea Patentee before: LG Information & Communications, Ltd. |
|
ASS | Succession or assignment of patent right |
Owner name: LG- NORTEL CO., LTD. Free format text: FORMER OWNER: LG ELECTRONIC CO., LTD. Effective date: 20071116 |
|
C41 | Transfer of patent application or patent right or utility model | ||
TR01 | Transfer of patent right |
Effective date of registration: 20071116 Address after: Seoul, South Kerean Patentee after: LG Nortel Co., Ltd. Address before: Seoul, South Kerean Patentee before: LG Electronics Inc. |
|
C56 | Change in the name or address of the patentee |
Owner name: LG-ERICSSON CO., LTD. Free format text: FORMER NAME: LG-NORTEL CO., LTD. |
|
CP01 | Change in the name or title of a patent holder |
Address after: Seoul, South Kerean Patentee after: Novera Optics Korea Co., Ltd. Address before: Seoul, South Kerean Patentee before: LG Nortel Co., Ltd. |
|
CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20040630 Termination date: 20141229 |
|
EXPY | Termination of patent right or utility model |