CN109494246B - 超结mosfet结构及其制造方法 - Google Patents
超结mosfet结构及其制造方法 Download PDFInfo
- Publication number
- CN109494246B CN109494246B CN201811187899.7A CN201811187899A CN109494246B CN 109494246 B CN109494246 B CN 109494246B CN 201811187899 A CN201811187899 A CN 201811187899A CN 109494246 B CN109494246 B CN 109494246B
- Authority
- CN
- China
- Prior art keywords
- pbody
- etching
- super junction
- type epitaxy
- column
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
- 238000004519 manufacturing process Methods 0.000 title claims abstract description 9
- 238000005530 etching Methods 0.000 claims abstract description 22
- 238000000407 epitaxy Methods 0.000 claims abstract description 19
- 238000000034 method Methods 0.000 claims abstract description 15
- 238000000151 deposition Methods 0.000 claims description 10
- 210000000746 body region Anatomy 0.000 claims description 6
- 238000001259 photo etching Methods 0.000 claims description 5
- 238000000137 annealing Methods 0.000 claims description 3
- 238000002347 injection Methods 0.000 claims description 3
- 239000007924 injection Substances 0.000 claims description 3
- 239000002184 metal Substances 0.000 claims description 3
- 238000005498 polishing Methods 0.000 claims description 3
- 229910021420 polycrystalline silicon Inorganic materials 0.000 claims description 3
- 239000000126 substance Substances 0.000 claims description 3
- 239000000758 substrate Substances 0.000 claims description 3
- 208000032365 Electromagnetic interference Diseases 0.000 abstract description 8
- 238000006243 chemical reaction Methods 0.000 abstract description 3
- 238000005457 optimization Methods 0.000 abstract description 2
- 238000010586 diagram Methods 0.000 description 9
- 230000015556 catabolic process Effects 0.000 description 3
- 230000005684 electric field Effects 0.000 description 3
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 2
- 230000008878 coupling Effects 0.000 description 2
- 238000010168 coupling process Methods 0.000 description 2
- 238000005859 coupling reaction Methods 0.000 description 2
- 229910052710 silicon Inorganic materials 0.000 description 2
- 239000010703 silicon Substances 0.000 description 2
- 238000004088 simulation Methods 0.000 description 2
- 238000005516 engineering process Methods 0.000 description 1
- 238000001459 lithography Methods 0.000 description 1
- 229920005591 polysilicon Polymers 0.000 description 1
- 239000004065 semiconductor Substances 0.000 description 1
- 239000000243 solution Substances 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/0603—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions
- H01L29/0607—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration
- H01L29/0611—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse biased devices
- H01L29/0615—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse biased devices by the doping profile or the shape or the arrangement of the PN junction, or with supplementary regions, e.g. junction termination extension [JTE]
- H01L29/063—Reduced surface field [RESURF] pn-junction structures
- H01L29/0634—Multiple reduced surface field (multi-RESURF) structures, e.g. double RESURF, charge compensation, cool, superjunction (SJ), 3D-RESURF, composite buffer (CB) structures
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/7801—DMOS transistors, i.e. MISFETs with a channel accommodating body or base region adjoining a drain drift region
- H01L29/7802—Vertical DMOS transistors, i.e. VDMOS transistors
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Microelectronics & Electronic Packaging (AREA)
- General Physics & Mathematics (AREA)
- Ceramic Engineering (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Chemical & Material Sciences (AREA)
- Composite Materials (AREA)
- Manufacturing & Machinery (AREA)
- Electrodes Of Semiconductors (AREA)
- Insulated Gate Type Field-Effect Transistor (AREA)
Abstract
Description
Claims (1)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201811187899.7A CN109494246B (zh) | 2018-10-12 | 2018-10-12 | 超结mosfet结构及其制造方法 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201811187899.7A CN109494246B (zh) | 2018-10-12 | 2018-10-12 | 超结mosfet结构及其制造方法 |
Publications (2)
Publication Number | Publication Date |
---|---|
CN109494246A CN109494246A (zh) | 2019-03-19 |
CN109494246B true CN109494246B (zh) | 2021-11-02 |
Family
ID=65689482
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN201811187899.7A Active CN109494246B (zh) | 2018-10-12 | 2018-10-12 | 超结mosfet结构及其制造方法 |
Country Status (1)
Country | Link |
---|---|
CN (1) | CN109494246B (zh) |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN116031303B (zh) * | 2023-02-09 | 2023-11-21 | 上海功成半导体科技有限公司 | 超结器件及其制作方法和电子器件 |
CN116613190B (zh) * | 2023-06-02 | 2024-05-31 | 上海功成半导体科技有限公司 | 一种超结器件及电子器件 |
Family Cites Families (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP4965756B2 (ja) * | 2000-04-12 | 2012-07-04 | 株式会社東芝 | 半導体装置 |
JP5374886B2 (ja) * | 2008-02-21 | 2013-12-25 | 富士電機株式会社 | 半導体装置 |
-
2018
- 2018-10-12 CN CN201811187899.7A patent/CN109494246B/zh active Active
Also Published As
Publication number | Publication date |
---|---|
CN109494246A (zh) | 2019-03-19 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
TWI594427B (zh) | 半導體裝置結構及相關製程 | |
CN102983171B (zh) | 垂直无结环栅mosfet器件的结构及其制造方法 | |
CN109065621B (zh) | 一种绝缘栅双极晶体管及其制备方法 | |
CN105723516A (zh) | 采用高能量掺杂剂注入技术的半导体结构 | |
CN103579351A (zh) | 一种具有超结埋层的横向扩散金属氧化物半导体器件 | |
CN103137661B (zh) | 横向双扩散金属氧化物半导体器件及其制造方法 | |
CN111668312A (zh) | 一种低导通电阻的沟槽碳化硅功率器件及其制造工艺 | |
CN114038915A (zh) | 半导体功率器件及其制备方法 | |
CN109494246B (zh) | 超结mosfet结构及其制造方法 | |
CN106298939A (zh) | 一种具有复合介质层结构的积累型dmos | |
CN116110944A (zh) | 一种基于Resurf效应的屏蔽栅沟槽型MOSFET器件及其制备方法 | |
CN105895671A (zh) | 超低功耗半导体功率器件及制备方法 | |
CN104409334A (zh) | 一种超结器件的制备方法 | |
CN105977285A (zh) | 半导体器件及其制造方法 | |
CN109148566A (zh) | 碳化硅mosfet器件及其制造方法 | |
CN105655385B (zh) | 沟槽型超级结器件的制造方法 | |
CN103730355B (zh) | 一种超结结构的制造方法 | |
CN114464533A (zh) | 一种改善emi的超结结构及制造方法 | |
Ye et al. | Optimization of the porous-silicon-based superjunction power MOSFET | |
CN205564757U (zh) | 一种超低功耗半导体功率器件 | |
CN112103346B (zh) | 一种高击穿电压的沟槽功率器件及其制造方法 | |
CN114582975A (zh) | 一种具有低比导通电阻的SiC MOSFET器件及其制备方法 | |
TWI524524B (zh) | 功率半導體元件之製法及結構 | |
CN105633155A (zh) | 一种金属-氧化物半导体场效应晶体管的结构和制造方法 | |
CN105977301B (zh) | 一种体内栅型mos |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PB01 | Publication | ||
PB01 | Publication | ||
SE01 | Entry into force of request for substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
GR01 | Patent grant | ||
GR01 | Patent grant | ||
CP01 | Change in the name or title of a patent holder |
Address after: 710018 export processing zone, No.1 Fengcheng 12th Road, economic and Technological Development Zone, Weiyang District, Xi'an City, Shaanxi Province Patentee after: Longteng Semiconductor Co.,Ltd. Address before: 710018 export processing zone, No.1 Fengcheng 12th Road, economic and Technological Development Zone, Weiyang District, Xi'an City, Shaanxi Province Patentee before: LONTEN SEMICONDUCTOR Co.,Ltd. |
|
CP01 | Change in the name or title of a patent holder | ||
TR01 | Transfer of patent right |
Effective date of registration: 20220321 Address after: 710000 export processing zone, No. 1, Fengcheng 12th Road, Xi'an Economic and Technological Development Zone, Shaanxi Province Patentee after: Longteng Semiconductor Co.,Ltd. Patentee after: Xi'an Longxiang Semiconductor Co.,Ltd. Patentee after: Xusi semiconductor (Shanghai) Co.,Ltd. Address before: 710018 export processing zone, No.1 Fengcheng 12th Road, economic and Technological Development Zone, Weiyang District, Xi'an City, Shaanxi Province Patentee before: Longteng Semiconductor Co.,Ltd. |
|
TR01 | Transfer of patent right |