CN105447242B - A kind of method of real-time analysing integrated circuits electric power network state - Google Patents

A kind of method of real-time analysing integrated circuits electric power network state Download PDF

Info

Publication number
CN105447242B
CN105447242B CN201510789984.0A CN201510789984A CN105447242B CN 105447242 B CN105447242 B CN 105447242B CN 201510789984 A CN201510789984 A CN 201510789984A CN 105447242 B CN105447242 B CN 105447242B
Authority
CN
China
Prior art keywords
model
electric
electric power
power consumption
power
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN201510789984.0A
Other languages
Chinese (zh)
Other versions
CN105447242A (en
Inventor
江喜平
左丰国
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Xian Unilc Semiconductors Co Ltd
Original Assignee
Xian Unilc Semiconductors Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Xian Unilc Semiconductors Co Ltd filed Critical Xian Unilc Semiconductors Co Ltd
Priority to CN201510789984.0A priority Critical patent/CN105447242B/en
Publication of CN105447242A publication Critical patent/CN105447242A/en
Application granted granted Critical
Publication of CN105447242B publication Critical patent/CN105447242B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F30/00Computer-aided design [CAD]
    • G06F30/30Circuit design
    • G06F30/36Circuit design at the analogue level
    • G06F30/367Design verification, e.g. using simulation, simulation program with integrated circuit emphasis [SPICE], direct methods or relaxation methods

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Evolutionary Computation (AREA)
  • Geometry (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Design And Manufacture Of Integrated Circuits (AREA)

Abstract

A kind of method that the present invention discloses real-time analysing integrated circuits electric power network state, comprising: 1, according to the power supply cabling of integrated circuit diagram, resistance-capacitance network is extracted, the electric power network model of spice format is formed;2, build power supply unit using the power supply mould group in integrated circuit, formed spice format for electric model;3, it is emulated based on integrated circuit, extracts the dynamic power consumption state of modules in integrated circuit, become power consumption model;4, based on electric power network model and for electric model, top layer artificial circuit is built;Wherein power source model is connected to supply node, and power consumption model is connected to power consumption node;5, top layer artificial circuit is emulated using spice tool;Understand the state of electric power network in real time by the waveform observation to different nodes.The present invention can accurately analyze the pressure drop of each node of electric power network, and then can analyze the superiority and inferiority of power supply signal cabling, or the judgment basis of the adjustment as power supply unit quantity and position.

Description

A kind of method of real-time analysing integrated circuits electric power network state
[technical field]
The present invention relates to IC design technical field, in particular to a kind of real-time analysing integrated circuits electric power network shape The method of state.
[background technique]
At the beginning of integrated circuit back-end designs (or layout design), need to carry out integrated planning layout to its electric power network;It is existing Have in technology, generally rule of thumb estimation or rough top layer are simulated to assess the building of electric power network, and it is inaccurate, and power supply The quality of network directly affects the quality of product, therefore has design risk.
[summary of the invention]
The purpose of the present invention is to provide a kind of methods of real-time analysing integrated circuits electric power network state, can be accurate The pressure drop of analysis each node of electric power network in real time, refers to for design optimization.
To achieve the goals above, the present invention adopts the following technical scheme:
A kind of method of real-time analysing integrated circuits electric power network state, comprising: to the power supply cabling of integrated circuit diagram Extract and form electric power network model, is formed based on power mould group and integrated circuit electricity consumption condition for electric model and power consumption Model;And it is based on electric power network model, for electric model and power consumption model buildings top layer artificial circuit;Top layer artificial circuit is done imitative Very, the real-time pressure drop situation of different nodes is obtained.
Further, specifically includes the following steps:
The first step extracts resistance-capacitance network according to the power supply cabling of integrated circuit diagram, forms electric power network model; Supply node and power consumption node are defined simultaneously;
Second step is built power supply unit using the power supply mould group in integrated circuit, is formed for electric model;
Third step is emulated based on integrated circuit, is extracted the dynamic power consumption state of modules in integrated circuit, is described To motivate file, become power consumption model;
4th step builds top layer artificial circuit based on electric power network model and for electric model;Wherein power source model is connected to Supply node, power consumption model are connected to power consumption node;
5th step emulates top layer artificial circuit;Electric power network is understood in real time by the waveform observation to different nodes State.
Further, electric power network model in the first step, for electric model, excitation file be spice format;In 5th step Top layer artificial circuit is emulated using spice tool.
Compared with the existing technology, the invention has the following advantages:
The present invention, which extract to the power supply cabling of integrated circuit diagram, forms electric power network model, with the mould group and whole of powering It is formed based on body circuit electricity consumption condition for electric model and power consumption model;And it is based on electric power network model, for electric model and power consumption Model buildings top layer artificial circuit, wherein power source model is connected to supply node, and power consumption model is connected to power consumption node;It utilizes Spice tool emulates top layer artificial circuit, the real-time pressure drop situation of different nodes can be obtained, to understand electric power network State;Based on the present invention can be by actual physics domain cabling and for power consumption data, rely on the emulation of emulation tool accurate The pressure drop of each node of electric power network, that is, corresponding domain node is analyzed, and then can analyze the superiority and inferiority of power supply signal cabling, or The judgment basis of adjustment as power supply unit (LDO etc.) quantity and position.
[Detailed description of the invention]
Fig. 1 is integrated circuit diagram power supply cabling schematic diagram;
Fig. 2 is resistance-capacitance network model schematic;
Fig. 3 is for electric model, the dynamic power consumption status diagram of power consumption model and its each module;
Fig. 4 is top layer artificial circuit topological structure schematic diagram.
[specific embodiment]
Shown in please referring to Fig.1 to Fig.4, a kind of method of real-time analysing integrated circuits electric power network state of the present invention, including Following steps:
The first step extracts resistance-capacitance network according to the power supply cabling of integrated circuit diagram, forms the electricity of spice format Source network model.Supply node and power consumption node are defined simultaneously.
Second step builds power supply unit using the power supply mould group in integrated circuit, formed spice format for electric model.
Third step is emulated based on integrated circuit, is extracted the dynamic power consumption state of modules in integrated circuit, is described For the excitation file of spice format, become power consumption model.
4th step is based on aforementioned first, electric power network model in two steps and for electric model, builds top layer artificial circuit. Wherein power source model is connected to supply node, and the power consumption model that third step generates is connected to power consumption node.
5th step emulates top layer artificial circuit using spice tool.It is observed by the waveform to different nodes The state of electric power network is understood in real time.

Claims (2)

1. a kind of method of real-time analysing integrated circuits electric power network state characterized by comprising to integrated circuit diagram Power supply cabling, which extract, forms electric power network model, and power supply mould is formed based on power mould group and integrated circuit electricity consumption condition Type and power consumption model;And it is based on electric power network model, for electric model and power consumption model buildings top layer artificial circuit;Top layer is emulated Circuit emulates, and obtains the real-time pressure drop situation of different nodes;
Specifically includes the following steps:
The first step extracts resistance-capacitance network according to the power supply cabling of integrated circuit diagram, forms electric power network model;Simultaneously Define supply node and power consumption node;
Second step is built power supply unit using the power supply mould group in integrated circuit, is formed for electric model;
Third step is emulated based on integrated circuit, is extracted the dynamic power consumption state of modules in integrated circuit, is described it as swashing File is encouraged, power consumption model is become;
4th step is based on electric power network model, for electric model and power consumption model, builds top layer artificial circuit;Wherein power source model It is connected to supply node, power consumption model is connected to power consumption node;
5th step emulates top layer artificial circuit;Understand the shape of electric power network in real time by the waveform observation to different nodes State.
2. a kind of method of real-time analysing integrated circuits electric power network state according to claim 1, which is characterized in that electricity Source network model, for electric model, excitation file be spice format;Using spice tool to top layer artificial circuit in 5th step It emulates.
CN201510789984.0A 2015-11-17 2015-11-17 A kind of method of real-time analysing integrated circuits electric power network state Active CN105447242B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201510789984.0A CN105447242B (en) 2015-11-17 2015-11-17 A kind of method of real-time analysing integrated circuits electric power network state

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201510789984.0A CN105447242B (en) 2015-11-17 2015-11-17 A kind of method of real-time analysing integrated circuits electric power network state

Publications (2)

Publication Number Publication Date
CN105447242A CN105447242A (en) 2016-03-30
CN105447242B true CN105447242B (en) 2019-01-15

Family

ID=55557413

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201510789984.0A Active CN105447242B (en) 2015-11-17 2015-11-17 A kind of method of real-time analysing integrated circuits electric power network state

Country Status (1)

Country Link
CN (1) CN105447242B (en)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN111291526A (en) * 2020-03-17 2020-06-16 芯启源(上海)半导体科技有限公司 Novel method for simulating stability of fast power supply loop
CN116011379B (en) * 2023-03-28 2023-08-15 长鑫存储技术有限公司 Simulation method, simulation device, electronic equipment and storage medium

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1477697A (en) * 2002-08-21 2004-02-25 矽统科技股份有限公司 Analysis methd of power supply random signal and its reducing method
CN101504681A (en) * 2009-03-20 2009-08-12 东南大学 Evaluation method for decoupling capacitor on ASIC sheet based on chain circuit
CN101650408A (en) * 2008-08-12 2010-02-17 华为技术有限公司 Method, device and equipment for detecting on-line power consumption of load of integrated circuit
CN103207941A (en) * 2013-04-27 2013-07-17 清华大学 Transient analysis method and transient analysis system under integrated circuit power supply network full-parameter model
CN103310070A (en) * 2013-06-26 2013-09-18 清华大学 Hierarchical simulation method for three-dimensional chip power supply ground network

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1477697A (en) * 2002-08-21 2004-02-25 矽统科技股份有限公司 Analysis methd of power supply random signal and its reducing method
CN101650408A (en) * 2008-08-12 2010-02-17 华为技术有限公司 Method, device and equipment for detecting on-line power consumption of load of integrated circuit
CN101504681A (en) * 2009-03-20 2009-08-12 东南大学 Evaluation method for decoupling capacitor on ASIC sheet based on chain circuit
CN103207941A (en) * 2013-04-27 2013-07-17 清华大学 Transient analysis method and transient analysis system under integrated circuit power supply network full-parameter model
CN103310070A (en) * 2013-06-26 2013-09-18 清华大学 Hierarchical simulation method for three-dimensional chip power supply ground network

Also Published As

Publication number Publication date
CN105447242A (en) 2016-03-30

Similar Documents

Publication Publication Date Title
CN103488840B (en) A kind of system and method for printed circuit board level Conducted Electromagnetic Interference modeling
CN109408913A (en) A kind of driving control system for electric machine Conduction Interference simulation analytical method with combination
CN102419790B (en) Quick capacitor select algorithm-based power distribution network design method
CN104155580B (en) Voltage sag source positioning method with association analysis and electric power calculation being combined
CN100576214C (en) The SPICE model modelling approach of diode multiple simulator format
WO2012015518A3 (en) Methods and systems for machine-learning based simulation of flow
WO2013093645A3 (en) Systems and methods for designing and generating devices using accuracy maps and stability analysis
GB2527009A (en) Simulation of production systems
MX340339B (en) Methods of calibration transfer for a testing instrument.
MY176970A (en) Simulation device, simulation method, program and recording medium
CN103268380A (en) Analogue integrated circuit layout designing method capable of improving layout efficiency
CN105447242B (en) A kind of method of real-time analysing integrated circuits electric power network state
WO2011113386A3 (en) Method and apparatus for network traffic simulation
WO2015185696A3 (en) Method of estimating well productivity along a section of a wellbore
WO2014197156A3 (en) Uncertainty estimation of subsurface resistivity solutions
Punzo Sensitivity analysis of car-following models: Methodology and applications
CN103885867A (en) Online evaluation method of performance of analog circuit
WO2013188010A3 (en) System and method of designing models in a feedback loop
CN203455828U (en) 3D part disassembling and assembling platform
CN100590626C (en) Method for modeling electrics statistical model of mixed propagation type MOS transistor
CN104834829A (en) Pulse pressure numerical prediction method
CN105335544B (en) A kind of Auto-Test System collaborative design method
Costa et al. Reliable mesh morphing approach to handle icing simulations on complex models
WO2010141558A3 (en) System for modeling investment performance
Jakus et al. Correlation and autocorrelation characteristics of Croatian wind resource and method of synthetic wind data simulation

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
CB02 Change of applicant information

Address after: 710055 Shaanxi City, Xi'an province high tech Road No. 38, innovation center, A, block, floor 4

Applicant after: XI'AN UNIIC SEMICONDUCTORS Co.,Ltd.

Address before: 710075 Shaanxi City, Xi'an province high tech Road No. 38, innovation center, A, block, floor 4

Applicant before: Xi'an Sinochip Semiconductors Co., Ltd.

COR Change of bibliographic data
GR01 Patent grant
GR01 Patent grant