CN105447242A - Method for analyzing state of power supply network of integrated circuit in real time - Google Patents

Method for analyzing state of power supply network of integrated circuit in real time Download PDF

Info

Publication number
CN105447242A
CN105447242A CN201510789984.0A CN201510789984A CN105447242A CN 105447242 A CN105447242 A CN 105447242A CN 201510789984 A CN201510789984 A CN 201510789984A CN 105447242 A CN105447242 A CN 105447242A
Authority
CN
China
Prior art keywords
model
power supply
integrated circuit
power
node
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CN201510789984.0A
Other languages
Chinese (zh)
Other versions
CN105447242B (en
Inventor
江喜平
左丰国
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Xian Sinochip Semiconductors Co Ltd
Original Assignee
Xian Sinochip Semiconductors Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Xian Sinochip Semiconductors Co Ltd filed Critical Xian Sinochip Semiconductors Co Ltd
Priority to CN201510789984.0A priority Critical patent/CN105447242B/en
Publication of CN105447242A publication Critical patent/CN105447242A/en
Application granted granted Critical
Publication of CN105447242B publication Critical patent/CN105447242B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F30/00Computer-aided design [CAD]
    • G06F30/30Circuit design
    • G06F30/36Circuit design at the analogue level
    • G06F30/367Design verification, e.g. using simulation, simulation program with integrated circuit emphasis [SPICE], direct methods or relaxation methods

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Evolutionary Computation (AREA)
  • Geometry (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Design And Manufacture Of Integrated Circuits (AREA)

Abstract

The present invention discloses a method for analyzing a state of a power supply network of an integrated circuit in real time. The method comprises: 1, according to power supply routing of an integrated circuit layout, extracting a resistance-capacitance network and forming a power supply network model in a spice format; 2, setting up a power supply unit by utilizing a power supply module in the integrated circuit, and forming a power supply model in a spice format; 3, based on integral circuit simulation, extracting a dynamic power consumption state of each module in the integrated circuit to form a power consumption model; 4, based on the power supply network model and the power supply model, setting up a top layer simulated circuit, wherein the power supply model is connected to a power supply node, and the power consumption model is connected to a power consumption node; and 5, carrying out simulation on the top layer simulated circuit by utilizing a spice tool, and carrying out waveform observation on different nodes to know the state of the power supply network in real time. According to the method disclosed by the present invention, a pressure drop of each node of the power supply network can be accurately analyzed, so that advantages and disadvantages of power supply signal routing can be analyzed, or the pressure drop of each node is used as judgment basis of regulating the number and positions of power supply units.

Description

A kind of method of real-time analysis ic power network state
[technical field]
The present invention relates to integrated circuit (IC) design technical field, particularly a kind of method of real-time analysis ic power network state.
[background technology]
At the beginning of integrated circuit back-end design (or layout design), need to carry out integrated planning layout to its electric power network; In prior art, generally rule of thumb the structure of electric power network is assessed in estimation or the simulation of rough top layer, and not accurately, and the quality of electric power network directly affects the quality of product, therefore has design risk.
[summary of the invention]
The object of the present invention is to provide a kind of method of real-time analysis ic power network state, can the pressure drop of each node of the electric power network of real-time analysis accurately, for design optimization reference.
To achieve these goals, the present invention adopts following technical scheme:
A method for real-time analysis ic power network state, comprising: carry out extraction to the power supply cabling of integrated circuit diagram and form electric power network model, is formed for electric model and power consumption model based on power module and integrated circuit electricity consumption condition; And based on electric power network model, for electric model and power consumption model buildings top layer artificial circuit; Top layer artificial circuit is emulated, obtains the real-time pressure drop situation of different node.
Further, specifically comprise the following steps:
The first step, according to the power supply cabling of integrated circuit diagram, extracts resistance-capacitance network, forms electric power network model; Define supply node and power consumption node simultaneously;
Second step, utilizes the power supply module in integrated circuit to build power supply unit, is formed for electric model;
3rd step, based on integrated circuit emulation, extracts the dynamic power consumption state of modules in integrated circuit, describes it as excitation file, become power consumption model;
4th step, based on electric power network model with for electric model, builds top layer artificial circuit; Wherein power source model is connected to supply node, and power consumption model is connected to power consumption node;
5th step, emulates top layer artificial circuit; By understanding the state of electric power network in real time to the waveform observation of different node.
Further, in the first step, electric power network model, confession electric model, excitation file are spice form; Spice instrument is utilized to emulate top layer artificial circuit in 5th step.
Relative to prior art, the present invention has following beneficial effect:
The power supply cabling of the present invention to integrated circuit diagram carries out extraction and forms electric power network model, is formed for electric model and power consumption model based on power module and integrated circuit electricity consumption condition; And based on electric power network model, confession electric model and power consumption model buildings top layer artificial circuit, wherein power source model is connected to supply node, and power consumption model is connected to power consumption node; Utilize spice instrument to emulate top layer artificial circuit, just can obtain the real-time pressure drop situation of different node, to understand the state of electric power network; The present invention can by actual physics domain cabling and for based on power consumption data, the emulation of emulation tool is relied on to analyze the pressure drop of the namely corresponding domain node of each node of electric power network accurately, and then the quality of power supply signal cabling can be analyzed, or the basis for estimation of adjustment as power supply unit (LDO etc.) quantity and position.
[accompanying drawing explanation]
Fig. 1 is integrated circuit diagram power supply cabling schematic diagram;
Fig. 2 is resistance-capacitance network model schematic;
Fig. 3 is for supplying electric model, the dynamic power consumption view of power consumption model and each module thereof;
Fig. 4 is top layer artificial circuit topological structure schematic diagram.
[embodiment]
Refer to shown in Fig. 1 to Fig. 4, the method for a kind of real-time analysis ic power of the present invention network state, comprises the following steps:
The first step, according to the power supply cabling of integrated circuit diagram, extracts resistance-capacitance network, forms the electric power network model of spice form.Define supply node and power consumption node simultaneously.
Second step, utilizes the power supply module in integrated circuit to build power supply unit, and what form spice form supplies electric model.
3rd step, based on integrated circuit emulation, extracts the dynamic power consumption state of modules in integrated circuit, describes it as the excitation file of spice form, become power consumption model.
4th step, based on the electric power network model in the aforementioned first, two step with for electric model, builds top layer artificial circuit.Wherein power source model is connected to supply node, and the power consumption model that the 3rd step produces is connected to power consumption node.
5th step, utilizes spice instrument to emulate top layer artificial circuit.By can understand the state of electric power network in real time to the waveform observation of different node.

Claims (3)

1. the method for a real-time analysis ic power network state, it is characterized in that, comprise: extraction is carried out to the power supply cabling of integrated circuit diagram and forms electric power network model, formed for electric model and power consumption model based on power module and integrated circuit electricity consumption condition; And based on electric power network model, for electric model and power consumption model buildings top layer artificial circuit; Top layer artificial circuit is emulated, obtains the real-time pressure drop situation of different node.
2. the method for a kind of real-time analysis ic power network state according to claim 1, is characterized in that, specifically comprise the following steps:
The first step, according to the power supply cabling of integrated circuit diagram, extracts resistance-capacitance network, forms electric power network model; Define supply node and power consumption node simultaneously;
Second step, utilizes the power supply module in integrated circuit to build power supply unit, is formed for electric model;
3rd step, based on integrated circuit emulation, extracts the dynamic power consumption state of modules in integrated circuit, describes it as excitation file, become power consumption model;
4th step, based on electric power network model with for electric model, builds top layer artificial circuit; Wherein power source model is connected to supply node, and power consumption model is connected to power consumption node;
5th step, emulates top layer artificial circuit; By understanding the state of electric power network in real time to the waveform observation of different node.
3. the method for a kind of real-time analysis ic power network state according to claim 2, is characterized in that, in the first step, electric power network model, confession electric model, excitation file are spice form; Spice instrument is utilized to emulate top layer artificial circuit in 5th step.
CN201510789984.0A 2015-11-17 2015-11-17 A kind of method of real-time analysing integrated circuits electric power network state Active CN105447242B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201510789984.0A CN105447242B (en) 2015-11-17 2015-11-17 A kind of method of real-time analysing integrated circuits electric power network state

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201510789984.0A CN105447242B (en) 2015-11-17 2015-11-17 A kind of method of real-time analysing integrated circuits electric power network state

Publications (2)

Publication Number Publication Date
CN105447242A true CN105447242A (en) 2016-03-30
CN105447242B CN105447242B (en) 2019-01-15

Family

ID=55557413

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201510789984.0A Active CN105447242B (en) 2015-11-17 2015-11-17 A kind of method of real-time analysing integrated circuits electric power network state

Country Status (1)

Country Link
CN (1) CN105447242B (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN111291526A (en) * 2020-03-17 2020-06-16 芯启源(上海)半导体科技有限公司 Novel method for simulating stability of fast power supply loop
CN116011379A (en) * 2023-03-28 2023-04-25 长鑫存储技术有限公司 Simulation method, simulation device, electronic equipment and storage medium

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1477697A (en) * 2002-08-21 2004-02-25 矽统科技股份有限公司 Analysis methd of power supply random signal and its reducing method
CN101504681A (en) * 2009-03-20 2009-08-12 东南大学 Evaluation method for decoupling capacitor on ASIC sheet based on chain circuit
CN101650408A (en) * 2008-08-12 2010-02-17 华为技术有限公司 Method, device and equipment for detecting on-line power consumption of load of integrated circuit
CN103207941A (en) * 2013-04-27 2013-07-17 清华大学 Transient analysis method and transient analysis system under integrated circuit power supply network full-parameter model
CN103310070A (en) * 2013-06-26 2013-09-18 清华大学 Hierarchical simulation method for three-dimensional chip power supply ground network

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1477697A (en) * 2002-08-21 2004-02-25 矽统科技股份有限公司 Analysis methd of power supply random signal and its reducing method
CN101650408A (en) * 2008-08-12 2010-02-17 华为技术有限公司 Method, device and equipment for detecting on-line power consumption of load of integrated circuit
CN101504681A (en) * 2009-03-20 2009-08-12 东南大学 Evaluation method for decoupling capacitor on ASIC sheet based on chain circuit
CN103207941A (en) * 2013-04-27 2013-07-17 清华大学 Transient analysis method and transient analysis system under integrated circuit power supply network full-parameter model
CN103310070A (en) * 2013-06-26 2013-09-18 清华大学 Hierarchical simulation method for three-dimensional chip power supply ground network

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN111291526A (en) * 2020-03-17 2020-06-16 芯启源(上海)半导体科技有限公司 Novel method for simulating stability of fast power supply loop
CN116011379A (en) * 2023-03-28 2023-04-25 长鑫存储技术有限公司 Simulation method, simulation device, electronic equipment and storage medium
CN116011379B (en) * 2023-03-28 2023-08-15 长鑫存储技术有限公司 Simulation method, simulation device, electronic equipment and storage medium

Also Published As

Publication number Publication date
CN105447242B (en) 2019-01-15

Similar Documents

Publication Publication Date Title
WO2012015518A3 (en) Methods and systems for machine-learning based simulation of flow
CN102419790B (en) Quick capacitor select algorithm-based power distribution network design method
CN104155580B (en) Voltage sag source positioning method with association analysis and electric power calculation being combined
WO2012015516A8 (en) Methods and systems for machine-learning based simulation of flow
CN103838921B (en) PSCAD-EMTDC simulation model automatic generation method
CN102436534B (en) Simulating method for electric power system
CN103488840A (en) System and method for modeling printed circuit board level conducted electromagnetic interference
JP2012133757A5 (en)
CN104239610A (en) Three-dimensional wiring design method of helicopter comprehensive testbed
HRP20230061T1 (en) System for determining electric parameters of an electric power grid
CN103353902A (en) Construction method for secondary equipment simulation model of electric power system
MY176970A (en) Simulation device, simulation method, program and recording medium
CN112287540A (en) Electromagnetic transient joint simulation method for accessing wind power plant to power grid
Campagnolo Wind tunnel testing of scaled wind turbine models: aerodynamics and beyond
CN102542079B (en) Method and device for converting device model data between circuit simulators
CN109494726A (en) Stability of power system online evaluation method based on DLRNN neural network
CN105447242A (en) Method for analyzing state of power supply network of integrated circuit in real time
CN104573171B (en) A kind of emulation mode of transmission line of electricity and system
CN103186366B (en) Test method for achieving electromagnetic transient real-time simulation of electrical power system based on CUDA (compute unified device architecture) parallel computing
CN108776438A (en) The micro-grid system hardware-in-the-loop simulation platform of the spring containing electric power
CN105824995B (en) A kind of three-dimensional electromagnetic field simulation type generation method based on physical layout
CN103885867A (en) Online evaluation method of performance of analog circuit
CN103942380B (en) Graphical control system design and simulation tool
CN104915496A (en) Method for wiring differential signal wires and device
CN107194035A (en) A kind of automatized script generation method towards SCADE

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
CB02 Change of applicant information

Address after: 710055 Shaanxi City, Xi'an province high tech Road No. 38, innovation center, A, block, floor 4

Applicant after: XI'AN UNIIC SEMICONDUCTORS Co.,Ltd.

Address before: 710075 Shaanxi City, Xi'an province high tech Road No. 38, innovation center, A, block, floor 4

Applicant before: Xi'an Sinochip Semiconductors Co., Ltd.

COR Change of bibliographic data
GR01 Patent grant
GR01 Patent grant