WO2022224557A1 - 回路基板、回路基板の製造方法及び電子機器 - Google Patents
回路基板、回路基板の製造方法及び電子機器 Download PDFInfo
- Publication number
- WO2022224557A1 WO2022224557A1 PCT/JP2022/005608 JP2022005608W WO2022224557A1 WO 2022224557 A1 WO2022224557 A1 WO 2022224557A1 JP 2022005608 W JP2022005608 W JP 2022005608W WO 2022224557 A1 WO2022224557 A1 WO 2022224557A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- metal layer
- insulating base
- circuit board
- laminated
- base material
- Prior art date
Links
- 238000004519 manufacturing process Methods 0.000 title claims abstract description 64
- 238000000034 method Methods 0.000 title claims abstract description 32
- 229910052751 metal Inorganic materials 0.000 claims abstract description 284
- 239000002184 metal Substances 0.000 claims abstract description 284
- 239000000463 material Substances 0.000 claims abstract description 102
- 239000011888 foil Substances 0.000 claims description 35
- 238000005530 etching Methods 0.000 claims description 26
- 239000000758 substrate Substances 0.000 claims description 21
- 230000007423 decrease Effects 0.000 claims description 7
- 238000007788 roughening Methods 0.000 claims description 4
- 239000004020 conductor Substances 0.000 claims description 2
- 230000003746 surface roughness Effects 0.000 claims 2
- 239000010410 layer Substances 0.000 description 214
- 229920005989 resin Polymers 0.000 description 32
- 239000011347 resin Substances 0.000 description 32
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical group [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 description 10
- PXHVJJICTQNCMI-UHFFFAOYSA-N Nickel Chemical compound [Ni] PXHVJJICTQNCMI-UHFFFAOYSA-N 0.000 description 10
- 238000010030 laminating Methods 0.000 description 9
- 229920001187 thermosetting polymer Polymers 0.000 description 8
- 239000012790 adhesive layer Substances 0.000 description 7
- 238000003475 lamination Methods 0.000 description 7
- 239000011230 binding agent Substances 0.000 description 6
- 239000011889 copper foil Substances 0.000 description 6
- 230000000694 effects Effects 0.000 description 6
- 229920005992 thermoplastic resin Polymers 0.000 description 6
- 230000032798 delamination Effects 0.000 description 5
- 239000003822 epoxy resin Substances 0.000 description 5
- 229910052759 nickel Inorganic materials 0.000 description 5
- 229920000647 polyepoxide Polymers 0.000 description 5
- KDLHZDBZIXYQEI-UHFFFAOYSA-N Palladium Chemical compound [Pd] KDLHZDBZIXYQEI-UHFFFAOYSA-N 0.000 description 4
- 239000011231 conductive filler Substances 0.000 description 4
- 238000010276 construction Methods 0.000 description 4
- 229910052802 copper Inorganic materials 0.000 description 4
- 239000010949 copper Substances 0.000 description 4
- 150000002739 metals Chemical class 0.000 description 4
- 230000005856 abnormality Effects 0.000 description 3
- 230000004888 barrier function Effects 0.000 description 3
- 230000006835 compression Effects 0.000 description 3
- 238000007906 compression Methods 0.000 description 3
- 238000009826 distribution Methods 0.000 description 3
- 238000001039 wet etching Methods 0.000 description 3
- JYEUMXHLPRZUAT-UHFFFAOYSA-N 1,2,3-triazine Chemical compound C1=CN=NN=C1 JYEUMXHLPRZUAT-UHFFFAOYSA-N 0.000 description 2
- XQUPVDVFXZDTLT-UHFFFAOYSA-N 1-[4-[[4-(2,5-dioxopyrrol-1-yl)phenyl]methyl]phenyl]pyrrole-2,5-dione Chemical compound O=C1C=CC(=O)N1C(C=C1)=CC=C1CC1=CC=C(N2C(C=CC2=O)=O)C=C1 XQUPVDVFXZDTLT-UHFFFAOYSA-N 0.000 description 2
- BQCADISMDOOEFD-UHFFFAOYSA-N Silver Chemical compound [Ag] BQCADISMDOOEFD-UHFFFAOYSA-N 0.000 description 2
- ATJFFYVFTNAWJD-UHFFFAOYSA-N Tin Chemical compound [Sn] ATJFFYVFTNAWJD-UHFFFAOYSA-N 0.000 description 2
- 230000002159 abnormal effect Effects 0.000 description 2
- 230000015572 biosynthetic process Effects 0.000 description 2
- 229910052797 bismuth Inorganic materials 0.000 description 2
- JCXGWMGPZLAOME-UHFFFAOYSA-N bismuth atom Chemical compound [Bi] JCXGWMGPZLAOME-UHFFFAOYSA-N 0.000 description 2
- PCHJSUWPFVWCPO-UHFFFAOYSA-N gold Chemical compound [Au] PCHJSUWPFVWCPO-UHFFFAOYSA-N 0.000 description 2
- 229910052737 gold Inorganic materials 0.000 description 2
- 239000010931 gold Substances 0.000 description 2
- 239000002923 metal particle Substances 0.000 description 2
- 229910052763 palladium Inorganic materials 0.000 description 2
- 239000002245 particle Substances 0.000 description 2
- 230000000149 penetrating effect Effects 0.000 description 2
- 229920003192 poly(bis maleimide) Polymers 0.000 description 2
- 229920001721 polyimide Polymers 0.000 description 2
- 239000009719 polyimide resin Substances 0.000 description 2
- 229920001955 polyphenylene ether Polymers 0.000 description 2
- 239000004065 semiconductor Substances 0.000 description 2
- 229910052709 silver Inorganic materials 0.000 description 2
- 239000004332 silver Substances 0.000 description 2
- 239000000126 substance Substances 0.000 description 2
- 229910052718 tin Inorganic materials 0.000 description 2
- 239000011135 tin Substances 0.000 description 2
- 239000000470 constituent Substances 0.000 description 1
- 239000011162 core material Substances 0.000 description 1
- 238000007689 inspection Methods 0.000 description 1
- 239000011810 insulating material Substances 0.000 description 1
- 230000000873 masking effect Effects 0.000 description 1
- 239000000523 sample Substances 0.000 description 1
- 238000004904 shortening Methods 0.000 description 1
- 239000002759 woven fabric Substances 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/46—Manufacturing multilayer circuits
- H05K3/4644—Manufacturing multilayer circuits by building the multilayer layer by layer, i.e. build-up multilayer circuits
- H05K3/4652—Adding a circuit layer by laminating a metal foil or a preformed metal foil pattern
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/02—Details
- H05K1/11—Printed elements for providing electric connections to or between printed circuits
- H05K1/115—Via connections; Lands around holes or via connections
- H05K1/116—Lands, clearance holes or other lay-out details concerning the surrounding of a via
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/02—Details
- H05K1/09—Use of materials for the conductive, e.g. metallic pattern
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/02—Details
- H05K1/11—Printed elements for providing electric connections to or between printed circuits
- H05K1/115—Via connections; Lands around holes or via connections
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/0094—Filling or covering plated through-holes or blind plated vias, e.g. for masking or for mechanical reinforcement
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/38—Improvement of the adhesion between the insulating substrate and the metal
- H05K3/382—Improvement of the adhesion between the insulating substrate and the metal by special treatment of the metal
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/40—Forming printed elements for providing electric connections to or between printed circuits
- H05K3/4038—Through-connections; Vertical interconnect access [VIA] connections
- H05K3/4053—Through-connections; Vertical interconnect access [VIA] connections by thick-film techniques
- H05K3/4069—Through-connections; Vertical interconnect access [VIA] connections by thick-film techniques for via connections in organic insulating substrates
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/46—Manufacturing multilayer circuits
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/46—Manufacturing multilayer circuits
- H05K3/4611—Manufacturing multilayer circuits by laminating two or more circuit boards
- H05K3/4623—Manufacturing multilayer circuits by laminating two or more circuit boards the circuit boards having internal via connections between two or more circuit layers before lamination, e.g. double-sided circuit boards
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/46—Manufacturing multilayer circuits
- H05K3/4644—Manufacturing multilayer circuits by building the multilayer layer by layer, i.e. build-up multilayer circuits
- H05K3/4652—Adding a circuit layer by laminating a metal foil or a preformed metal foil pattern
- H05K3/4655—Adding a circuit layer by laminating a metal foil or a preformed metal foil pattern by using a laminate characterized by the insulating layer
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/46—Manufacturing multilayer circuits
- H05K3/4644—Manufacturing multilayer circuits by building the multilayer layer by layer, i.e. build-up multilayer circuits
- H05K3/4682—Manufacture of core-less build-up multilayer circuits on a temporary carrier or on a metal foil
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/09—Shape and layout
- H05K2201/09209—Shape and layout details of conductors
- H05K2201/095—Conductive through-holes or vias
- H05K2201/09509—Blind vias, i.e. vias having one side closed
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/09—Shape and layout
- H05K2201/09209—Shape and layout details of conductors
- H05K2201/095—Conductive through-holes or vias
- H05K2201/096—Vertically aligned vias, holes or stacked vias
Definitions
- the present invention relates to a circuit board, a method of manufacturing a circuit board, and an electronic device using the circuit board.
- circuit boards such as printed wiring boards have been widely used in order to compactly incorporate electronic components into electronic equipment.
- a printed wiring board is obtained by etching a copper foil bonded to a laminate in accordance with an electronic circuit pattern. Although it is difficult to mount electronic components on the printed wiring board at high density, it is advantageous in terms of cost.
- Patent Document 2 Japanese Patent Application Laid-Open No. 2004-158671
- a multilayer wiring board is formed by laminating conductor patterns on substrate layers made of an insulating material on both sides of a core material as a base.
- a build-up multilayer wiring board has been proposed.
- the adhesive layer is a material that is not necessary in the manufactured multilayer printed wiring board in the first place.
- the physical characteristics cannot be satisfied, and furthermore, there is a problem that it is wasteful in terms of cost.
- a build-up type multilayer wiring board such as that of Patent Document 2 requires a very long manufacturing process. However, there is a problem that the manufacturing cost is high.
- the present invention has been made to solve the above-mentioned problems, and its object is to provide a circuit board or circuit that does not use an adhesive layer, has a short manufacturing process, and has uniform plate thickness distribution and flatness on the laminated surface.
- An object of the present invention is to provide a substrate manufacturing method and an electronic device.
- a circuit board in which a plurality of first insulating bases and a plurality of second insulating bases are alternately laminated, wherein the first surface of the first insulating base has A first metal layer formed in a pattern is provided, and a second metal layer formed in a pattern on the second surface of the first insulating base is provided, the first metal layer and the second metal layer
- a second conductive paste for connecting the layer and the first metal layer of the first insulating base laminated on the second surface side of the second insulating base is in the through hole of the second insulating base
- the first metal layer is embedded in the first surface of the first insulating base, and the first metal layer is provided on the first surface side of the first insulating base.
- the first metal layer and the second metal layer are laminated so that the directions of the trapezoidal shapes are the same.
- a multi-layered circuit board can be configured without an adhesive layer, so it is possible to improve electrical characteristics, shorten the manufacturing process, improve yield, and reduce costs.
- the arithmetic average roughness (Ra) of the surface of the first metal layer on which the first insulating base and the second insulating base are laminated is 1.0 ⁇ m to 2.0 ⁇ m
- the second insulating base is The arithmetic mean roughness (Ra) of the surface of the second metal layer on which the material is laminated may be 1.0 ⁇ m to 2.0 ⁇ m.
- the third metal layer containing a different metal from the first metal foil is formed on the surface of the first metal foil opposite to the surface on which the first insulating base is laminated. and a fourth metal layer, the first metal layer being formed in a pattern by etching the first metal foil from the direction in which the first insulating base material is laminated; 1.
- the third metal layer serves as a barrier metal when the first metal foil is etched and the first metal layer is patterned, and there is an effect that the fourth metal layer is not etched.
- the fourth metal layer variations in thickness distribution and flatness of the laminated surface can be suppressed. Therefore, since the first metal foil has the third metal layer and the fourth metal layer, it is possible to prevent misalignment between layers after lamination, leakage of the conductive paste, voids, and the like.
- the arithmetic average roughness (Ra) of the surface of the first metal layer on which the first insulating base is laminated and the surface of the fourth metal layer on which the first insulating base is laminated is a step of roughening the surface of the first metal layer and the surface of the fourth metal layer so that the surface becomes 1.0 ⁇ m to 2.0 ⁇ m; and the first metal layer on which the second insulating base is laminated.
- the surface of the first metal layer and the surface of the second metal layer on which the second insulating base is laminated have an arithmetic average roughness (Ra) of 1.0 ⁇ m to 2.0 ⁇ m. and roughening the surface and the surface of the second metal layer.
- the first metal layer is formed in a trapezoidal shape whose diameter decreases from the first surface side of the first insulating base toward the second surface side
- the second metal layer is formed in the second insulating base. It may be characterized by being formed in a trapezoidal shape with a smaller diameter from the first surface side of the substrate toward the second surface side.
- the first metal layer of the unit structural body is embedded in the first insulating base material
- the second metal layer of the unit structural body is embedded in the first insulating base material. 2 may be embedded in an insulating substrate.
- An electronic device is characterized by comprising the circuit board according to claim 1 or claim 2 and an electronic component.
- a multilayer circuit board can be constructed by manufacturing a plurality of unit structural bodies and laminating the plurality of unit structural bodies, thereby shortening the manufacturing process, improving the yield, and reducing the cost. can be planned.
- the first metal layer has the third metal layer and the fourth metal layer on the surface opposite to the surface on which the first insulating base is laminated, the gap between the layers after lamination and the leakage of the conductive paste are prevented. , voids, etc. can be prevented.
- FIG. 1 is a schematic cross-sectional view showing an example of a circuit board.
- FIG. 2 is a schematic cross-sectional view (No. 1) showing an example of a method of manufacturing a circuit board.
- FIG. 3 is a schematic cross-sectional view (No. 2) showing an example of a method of manufacturing a circuit board.
- FIG. 4 is a schematic cross-sectional view (No. 3) showing an example of a method of manufacturing a circuit board.
- FIG. 5 is a schematic cross-sectional view (No. 4) showing an example of a method of manufacturing a circuit board.
- FIG. 6 is a schematic sectional view (No. 5) showing an example of a method of manufacturing a circuit board.
- FIG. 7 is a schematic cross-sectional view (No.).
- FIG. 8 is a schematic cross-sectional view (No. 7) showing an example of a method of manufacturing a circuit board.
- FIG. 9 is a schematic sectional view (No. 8) showing an example of a method of manufacturing a circuit board.
- FIG. 10 is a schematic cross-sectional view (No. 9) showing an example of a method of manufacturing a circuit board.
- FIG. 11 is a schematic sectional view (No. 10) showing an example of a method of manufacturing a circuit board.
- FIG. 12 is a schematic cross-sectional view (No. 11) showing an example of a method of manufacturing a circuit board.
- FIG. 13 is a schematic cross-sectional view (No.
- FIG. 12 showing an example of a method of manufacturing a circuit board.
- FIG. 14 is a schematic cross-sectional view (No. 13) showing an example of a method of manufacturing a circuit board.
- FIG. 15 is a schematic cross-sectional view (No. 14) showing an example of a method of manufacturing a circuit board.
- FIG. 16 is a schematic cross-sectional view (No. 15) showing an example of a method of manufacturing a circuit board.
- FIG. 17 is a schematic sectional view (No. 16) showing an example of a method of manufacturing a circuit board.
- FIG. 18 is a schematic cross-sectional view (No. 17) showing an example of a method of manufacturing a circuit board.
- FIG. 19 is a schematic cross-sectional view (No.
- FIG. 18 is a schematic cross-sectional view (No. 19) showing an example of a method of manufacturing a circuit board.
- FIG. 21 is a schematic sectional view (No. 20) showing an example of a method of manufacturing a circuit board.
- FIG. 22 is a schematic sectional view (No. 21) showing an example of a method of manufacturing a circuit board.
- FIG. 23 is a schematic sectional view (No. 22) showing an example of a method of manufacturing a circuit board.
- FIG. 24 is a schematic sectional view (No. 23) showing an example of a method of manufacturing a circuit board.
- FIG. 25 is a schematic sectional view (No. 24) showing an example of a method of manufacturing a circuit board.
- FIG. 1 shows a schematic cross-sectional view of the circuit board 20.
- the circuit board 20 in this embodiment is configured by alternately laminating first insulating base materials 22 and second insulating base materials 24 without an adhesive layer.
- a first metal layer 26 is formed in a pattern on the first surface 22 a of the first insulating base material 22 , and the first metal layer 26 is embedded in the first insulating base material 22 .
- a fifth metal layer 66 is formed in a pattern on the first surface 22 a of the first insulating base material 22 as the lowest layer, and the fifth metal layer 66 is exposed from the first insulating base material 22 .
- a second metal layer 28 is formed in a pattern on a second surface 22b opposite to the first surface 22a. It is embedded in the insulating base material 24 .
- the first insulating base material 22 has a first metal layer 26 side or a fifth metal layer 66 side and a second metal layer 26 side or a fifth metal layer 66 side and a third 2 A through hole 30 is formed that opens on the metal layer 28 side.
- the through hole 30 is filled with a first conductive paste 32 that electrically connects the first metal layer 26 or the fifth metal layer 66 and the second metal layer 28 .
- the through hole 30 is formed such that the diameter gradually increases from the first surface 22a toward the second surface 22b, and the first conductive paste 32 has a cone shape.
- a second insulating base material 24 is arranged on the second surface 22 b side of the first insulating base material 22 . Formed on the second surface 22b of the first insulating substrate 22 on the first surface 24a of the second insulating substrate 24 (that is, on the side of the second insulating substrate 24 facing the first insulating substrate 22) A second metal layer 28 is embedded in the second insulating substrate 24 .
- a metal layer 26 is embedded within the first insulating substrate 22 .
- a second metal layer 28 buried in the second insulating base 24 and a first metal layer 26 buried in the first insulating base 22 located above the second insulating base 24 are formed.
- a through hole 34 that opens on the second metal layer 28 side and the first metal layer 26 side is formed so as to communicate with the .
- the through hole 34 is filled with a second conductive paste 36 that electrically connects the second metal layer 28 and the first metal layer 26 .
- the through-holes 34 are formed so as to gradually increase in diameter from the first surface 24a toward the second surface 24b of the second insulating base material 24, and the second conductive paste 36 is made of a cone. It has a shape.
- the first metal layer 26 has a trapezoidal shape with a larger diameter on the first surface 22a side of the first insulating base material 22 and a smaller diameter on the second surface 22b side of the first insulating base material 22 .
- the second metal layer 28 has a trapezoidal shape with a larger diameter on the side of the first surface 24a of the second insulating base 24 and a smaller diameter on the side of the second surface 24b of the second insulating base 24 .
- the fifth metal layer 66 has a large diameter on the first surface 22a side of the first insulating base material 22 and has a trapezoidal shape exposed downward.
- the first metal layer 26 and the second metal layer 28 are uniformly trapezoidal in the same direction, and the fifth metal layer 66 is trapezoidal in the opposite direction to the first metal layer 26 and the second metal layer 28. .
- the reason why the metal layers 26 and 28 on both sides of the first insulating base material 22 have a trapezoidal shape whose diameter decreases upward is that the metal layers 26 and 28 are stacked in the stacking direction during the manufacturing process. It is produced by etching from above.
- the trapezoidal shape of the fifth metal layer 66 whose diameter decreases downward is caused by etching the fifth metal layer 66 from below in the stacking direction during the manufacturing process.
- the circuit board 20 has a first insulating base material 22 and a second insulating base material 24 alternately laminated, and a second insulating base material provided at the boundary between the first insulating base material 22 and the second insulating base material 24 .
- the first metal layer 26 is embedded in the first insulating substrate 22
- the second metal layer 28 is embedded in the second insulating substrate 24
- the fifth metal layer 66 is exposed from the first insulating substrate 22 . ing.
- the surface of the first metal layer 26 (the first conductive paste 32 side and the second conductive paste 36 side), the surface of the fifth metal layer 66 (the first conductive paste 32 side),
- the arithmetic average roughness (Ra) of the surface of the second metal layer 28 (on the side of the second conductive paste 36) is set to 1.0 ⁇ m to 2.0 ⁇ m. According to this, when the conductive pastes 32 and 36 in a semi-cured state (not cured) are laminated, there is an effect that an abnormal resistance value and delamination do not occur.
- reference numeral 58 denotes a three-layer metal 58 having a third metal layer 56 and a fourth metal layer 57 in order on one surface of the first metal foil 40 .
- first metal foil 40 and the fourth metal layer 57 of the three-layer metal 58 general copper foils can be used, but they are not particularly limited to copper foils, and various materials can be used depending on the purpose.
- a metal foil can be selected as appropriate.
- each of the first metal foil 40, the third metal layer 56, and the fourth metal layer 57 , the first metal foil 40 and the third metal layer 56, and the fourth metal layer 57 and the third metal layer 56 must contain different metals.
- a nickel layer is used for the third metal layer 56 .
- the first metal foil 40 is etched.
- wet etching is adopted, and the dry film 52 is attached to each surface of the three-layer metal 58 (surfaces of the first metal foil 40 and the fourth metal layer 57), and a photomask 53 is applied. , the dry film 52 is exposed and developed to obtain the first metal layer 26 formed as a predetermined pattern.
- the dry film 52 on the fourth metal layer 57 side of the three-layer metal 58 is not formed in a pattern.
- the etching process from above the three-layer metal 58 uses an etchant that acts only on the first metal foil 40, and the third metal layer 56 serves as a barrier metal, so that the etching process is performed on the third layer. 4 does not extend to the metal layer 57 . Therefore, in this case, the fourth metal layer 57 is not etched.
- the first metal foil 40 is formed as a patterned trapezoidal first metal layer 26 .
- the third metal layer 56 is etched.
- no dry film is attached to the surface of the three-layer metal 58, and an etchant that acts only on the third metal layer 56 (for example, the third metal layer 56 is a nickel layer) is employed.
- the third metal layer 56 remains only in the gap between the first metal layer 26 and the fourth metal layer 57 described above.
- the surface of the first metal layer 26 on the side of the first conductive paste 32 and the first conductive paste of the fourth metal layer 57 are separated from each other.
- the surface on the 32 side is roughened.
- the surface of the first metal layer 26 roughened and the surface of the fourth metal layer 57 on the side of the first metal layer 26 have an arithmetic average roughness (Ra) of 1.0 ⁇ m to 1.0 ⁇ m. 2.0 ⁇ m.
- a semi-cured (not cured) first insulating base material 22 is laminated on the three-layer metal 58 , and a masking resin is applied to the upper surface of the first insulating base material 22 .
- a film 42 is laminated.
- the first insulating base material 22 preferably contains a thermosetting resin or a thermoplastic resin. ) can be adopted.
- a resin of the first insulating base material 22 if it is an insulating base material used in a circuit board, for example, a bismaleimide triazine resin that is a thermosetting resin, or a deformed polyphenylene ether resin that is a thermoplastic resin, etc. may be
- FIG. 8 shows the formation of through holes 30 penetrating through the first insulating base material 22 in the thickness direction.
- the through hole 30 is formed so as to pass through the first insulating base material 22 and the resin film 42 and the first metal layer 26 closes the bottom surface of the through hole 30 .
- a method for forming the through hole 30 there is a method of forming using a laser, but the method is not limited to the forming method using a laser.
- a CO2 laser, a YAG laser, or the like can be used as the type of laser for forming the through hole 30 with a laser, and the laser can be selected as appropriate.
- the laser output is not particularly limited and can be selected as appropriate.
- FIG. 9 shows the through hole 30 filled with the first conductive paste 32 .
- the first conductive paste 32 one containing a conductive filler and a binder resin can be employed.
- conductive fillers include particles of metals such as copper, gold, silver, palladium, nickel, tin and bismuth. These metal particles may be used alone or in combination of two or more.
- the binder resin for example, an epoxy resin, which is a type of thermosetting resin, can be used. However, the material is not limited to epoxy resin, and polyimide resin or the like may be used. Also, the binder resin may be a thermoplastic resin instead of a thermosetting resin.
- FIG. 10 shows the state where the resin film 42 has been peeled off.
- the first conductive paste 32 protrudes from the opening of the second surface 22 b of the first insulating base 22 by the thickness of the resin film 42 .
- FIG. 11 shows that the second metal foil 50 is arranged on the upper surface of the first insulating base material 22 (the surface opposite to the surface on which the first metal foil 40 is arranged) after the resin film 42 is peeled off. show.
- the second metal foil 50 a general copper foil can be used, but it is not particularly limited to copper foil, and various metal foils can be appropriately selected according to the purpose.
- the first metal layer 26, the third metal layer 56, the fourth metal layer 57, and the second metal foil 50 are bonded to the first insulating base material 22.
- the bonding can be done by thermocompression bonding or compression bonding, which cures the first conductive paste 32 and the first insulating substrate 22 .
- the temperature and pressure for thermocompression bonding and the pressure for compression bonding can be appropriately selected according to the materials of the first conductive paste 32 and the first insulating base material 22 .
- the second metal foil 50 arranged on the upper surface of the first insulating base material 22 and the fourth metal layer 57 are etched.
- wet etching is adopted, and the dry film 52 is attached to the surface of the second metal foil 50, and the dry film 52 is exposed and developed through the photomask 53. , to obtain a second metal layer 28 formed in a predetermined pattern, as shown in FIG.
- the fourth metal layer 57 is removed. Even if the etching process of this step is performed, the third metal layer 56 serves as a barrier metal, and the first metal layer 26 remains without being etched.
- the second metal foil 50 is formed as a patterned trapezoidal second metal layer 28 . This is because the etching process is performed by isotropic etching with chemicals. As shown in FIG. 14, the etching process forms a trapezoidal second metal layer 28 having a larger diameter on the second surface 22b side of the first insulating base material 22 .
- the third metal layer 56 remaining from the previous process is etched.
- no dry film is attached to the second metal layer 28, and an etchant that acts only on the third metal layer 56 (for example, the third metal layer 56 is a nickel layer) is employed.
- This step removes the third metal layer 56, leaving only the patterned first metal layer 26 of the three-layer metal 58 formed in the first step.
- the surface of the first metal layer 26 on the side of the second conductive paste 36 is and the surface of the second metal layer 28 on the side of the second conductive paste 36 are roughened.
- the arithmetic average roughness (Ra) of the surface of the first metal layer 26 and the surface of the second metal layer 28 which have been roughened is 1.0 ⁇ m to 2.0 ⁇ m. According to this, as will be described later, when the second conductive paste 36 is filled in the through holes 34 or when the plurality of unit structural bodies 60 are laminated, the first metal layer 26 and the second metal layer 28 are separated from each other. , the second conductive paste 36 is free from abnormal resistance and delamination.
- a semi-cured (not cured) second insulating base material 24 is laminated on the second surface 22 b side of the first insulating base material 22 , and a resin film 54 is laminated on the surface of the second insulating base material 24 . is laminated.
- the second insulating base material 24 can employ the same material as the first insulating base material 22, and preferably contains a thermosetting resin or a thermoplastic resin. material or woven fabric base impregnated with epoxy resin or the like) can be adopted.
- the resin of the second insulating base material 24 if it is an insulating base material used in a circuit board, for example, a bismaleimide triazine resin that is a thermosetting resin, or a deformed polyphenylene ether resin that is a thermoplastic resin, etc. may be an insulating base material used in a circuit board.
- a bismaleimide triazine resin that is a thermosetting resin, or a deformed polyphenylene ether resin that is a thermoplastic resin, etc. may be
- the second insulating base material 24 is in a semi-cured state, and the second metal layer 28 formed on the second surface 22 b of the first insulating base material 22 is buried in the second insulating base material 24 .
- FIG. 18 shows the formation of the through holes 34 penetrating through the second insulating base material 24 in the thickness direction.
- the through hole 34 is formed through the second insulating base material 24 and the resin film 54 and the second metal layer 28 closes the bottom surface of the through hole 34 .
- a method of forming the through holes 34 there is a method of forming using a laser, but the method is not limited to the forming method using a laser.
- a CO 2 laser, a YAG laser, or the like can be used as the type of laser for forming the through-hole 34 with a laser.
- the laser output is not particularly limited and can be selected as appropriate.
- FIG. 19 shows the through hole 34 filled with the second conductive paste 36 .
- the same material as the first conductive paste 32 can be used for the second conductive paste 36 .
- the second conductive paste 36 one containing a conductive filler and a binder resin can be employed.
- conductive fillers include particles of metals such as copper, gold, silver, palladium, nickel, tin and bismuth. These metal particles may be used alone or in combination of two or more.
- the binder resin for example, an epoxy resin, which is a type of thermosetting resin, can be used. However, the material is not limited to epoxy resin, and polyimide resin or the like may be used.
- the binder resin may be a thermoplastic resin instead of a thermosetting resin.
- FIG. 20 shows the state where the resin film 54 on the surface of the second insulating base material 24 has been peeled off.
- the second conductive paste 36 protrudes from the opening of the surface of the second insulating base 24 opposite to the first insulating base 22 by the thickness of the resin film 54 .
- the unit structural body 60 is configured by laminating a cured first insulating base material 22 and a semi-cured second insulating base material 24 laminated on the second surface 22 b side of the first insulating base material 22 . ing.
- the second metal layer 28 is buried in the second insulating base material 24, and the second conductive paste 36 is not hardened either. is in a state of
- the unit structural body 60 has a trapezoidal first surface 22a of the first insulating base material 22 with a larger diameter on the first surface 22a side and a smaller diameter from the first surface 22a toward the second surface 22b.
- the metal layer 26 is formed, and on the second surface 22b of the first insulating base material 22, a trapezoidal second metal having a larger diameter on the first surface 24a side and a smaller diameter from the first surface 24a toward the second surface 24b.
- a layer 28 is formed.
- the method for manufacturing the circuit board 20 of the present embodiment manufactures the multi-layered circuit board 20 by laminating a plurality of unit structural bodies 60 shown in FIG. Compared to the case of forming one layer at a time as in the build-up type, manufacturing time can be shortened by manufacturing a plurality of unit structural bodies 60 in advance and stacking the plurality of unit structural bodies 60 as in the present embodiment. can be achieved.
- the method of manufacturing the circuit board 20 of the present embodiment is such that the first metal foil 40 is placed on the lower side (opposite side to the lamination of the first insulating base material 22).
- the third metal layer 56 and the fourth metal layer 57 in order, the plate thickness distribution and flatness variation of the laminated surface are suppressed, and the occurrence of gaps between layers after lamination, leakage of conductive paste, voids, etc. is prevented. can do.
- FIG. 21 shows a state in which a plurality of unit constructs 60 and one unit construct 61 are stacked.
- the lamination of a plurality of unit structures 60 and one unit structure 61 consists of the semi-cured second insulating base material 24 of the unit structures 60 and 61 and the cured second insulating base material 24 of the other unit structures 60 . 1 insulating base material 22 is joined.
- the unit structural body in the lowest layer is the unit structural body 61, which is different in structure from the unit structural body 60.
- the unit structural body 61 which is the lowest layer in the stacking of the plurality of unit structural bodies 60 and 61, uses the first metal foil 40 shown in FIG. Manufactured by The manufacturing process of the subsequent unit structural body 61 is the same as the manufacturing process of the unit structural body 60 shown in FIGS. As a result, as shown in FIGS. 21 to 23, a unit structural body 61 is obtained in which the fifth metal foil 65 is laminated all over the bottom layer.
- FIGS. 21 to 25 A manufacturing process of the circuit board 20 in which a plurality of unit structural bodies 60 and one unit structural body 61 are laminated as shown in FIGS. 21 to 25 will be described.
- 21 to 25 the six-layer circuit board 20 in which two unit structural bodies 60 and one unit structural body 61 are laminated is taken as an example.
- a plurality of unit constructs 60 and one unit construct 61 are laminated, and the uppermost surface (the second insulating base material 24 side of the uppermost unit construct 60 among the plurality of unit constructs 60 is ), the surface metal layer 62 is arranged.
- the surface metal layer 62 copper or the like can be used, but the material is not limited to copper, and other metals can be appropriately selected.
- the surface metal layer 62 As shown in FIGS. 22 and 23, after disposing the surface metal layer 62 on the uppermost surface, the surface metal layer 62, a plurality of unit constructs 60, and one unit construct 61 are bonded by thermocompression or crimp.
- the second insulating base material 24 and the second conductive paste 36 of the unit constructions 60 and 61 are cured by thermocompression or pressure bonding, and the unit constructions 60 and 61 are joined together.
- the uppermost surface metal layer 62 is bonded to the second insulating base material 24 of the uppermost unit construction 60 among the stacked unit constructions 60 .
- the temperature and pressure in thermocompression bonding and the pressure of compression bonding are appropriately selected according to the materials of the first conductive paste 32, the first insulating base material 22, the second conductive paste 36, and the second insulating base material 24. can be done.
- the surface metal layer 62 and the fifth metal foil 65 are etched.
- wet etching is adopted, and the dry film 64 is attached to the surface of the surface metal layer 62 and the surface of the fifth metal foil 65, and the photomask 63 is used to attach the dry film 64 to the surface.
- the dry film 64 is exposed and developed to obtain a surface metal layer 62 and a fifth metal layer 66 formed in a predetermined pattern.
- the insulating base materials 22 and 24 are bonded together without an adhesive layer. This is because the semi-cured second insulating base material 24 is joined to the first insulating base material 22 when manufacturing the unit constructs 60 and 61, and the plurality of unit constructs 60 and one unit construct 61, the first insulating base material 22 and the semi-cured second insulating base material 24 are thermocompression bonded or crimped, and the second conductive paste 36 and the first metal layer 26 are thermocompression bonded or crimped.
- the first metal layer 26 is embedded in the first insulating base 22
- the second metal layer 28 is embedded in the second insulating base 24
- the fifth metal layer 66 is embedded in the first insulating base. It is configured to be exposed from the material 22 .
- the trapezoidal metal layers 26 and 28 formed in the multilayer circuit board 20 are uniformly arranged in the same trapezoidal direction. That is, in the multi-layered circuit board 20, the first metal layer 26 and the second metal layer 28 are uniformly arranged in the same direction, and the first metal layer 26 and the second metal layer 28 are multi-layered on the smaller diameter side of the trapezoidal shape. It faces toward the upper side of the circuit board.
- the fifth metal layer 66 is arranged such that the smaller diameter side of the trapezoidal shape faces toward the lower side of the multilayer circuit board, and is arranged in the opposite direction to the metal layers 26 and 28 .
- the circuit board 20 manufactured by the circuit board manufacturing method of the present embodiment and the circuit board 20 of the present embodiment can be used as a motherboard (supporting board) and also as an interposer (relay board). be. In particular, it can be used for motherboards and interposers of server systems and high-speed communication systems, and can also be used as circuit boards constituting semiconductor elements.
- the present invention can also be applied to an inspection device, a probe card, etc. used to determine the quality of semiconductors.
- a sixth metal layer not shown, comprising a metal different from the foil 40 can also be advantageously provided.
- a step of removing the sixth metal layer, which is the bottom layer, by etching may be added at the beginning of the steps described in the above embodiments.
- the electronic device has the above-described circuit board 20 and electronic components (not shown), and further has other members as necessary.
- electronic devices include smartphones, tablet-type mobile terminals, computers, and the like.
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Manufacturing & Machinery (AREA)
- Production Of Multi-Layered Print Wiring Board (AREA)
- Insulated Metal Substrates For Printed Circuits (AREA)
- Printing Elements For Providing Electric Connections Between Printed Circuits (AREA)
Abstract
Description
図1に回路基板20の概略断面図を示す。本実施形態における回路基板20は、第1絶縁基材22と、第2絶縁基材24が交互に接着層無しで積層されて構成されている。第1絶縁基材22の第1表面22aには、第1金属層26がパターン状に形成されており、第1金属層26は第1絶縁基材22内に埋没している。最下位層の第1絶縁基材22の第1表面22aには、第5金属層66がパターン状に形成されており、第5金属層66は第1絶縁基材22から露出している。第1表面22aと反対側の第2表面22bには、第2金属層28がパターン状に形成されており、第2金属層28は第1絶縁基材22からは露出しており、第2絶縁基材24内に埋没している。
次に、図2~図25に基づいて回路基板の製造方法について説明する。まず、図2に示すように、符号58は、第1金属箔40の一の表面に第3金属層56と第4金属層57とを順に有する3層金属58である。
電子機器は、上述した回路基板20と電子部品(不図示)とを有し、さらに必要に応じてその他の部材を有する。例えば、電子機器としては、スマートフォン、タブレット型携帯端末、コンピュータなどが挙げられる。
Claims (7)
- 複数の第1絶縁基材と、複数の第2絶縁基材が交互に積層されている回路基板であって、
前記第1絶縁基材の第1表面においてパターン状に形成された第1金属層が設けられ、
前記第1絶縁基材の第2表面においてパターン状に形成された第2金属層が設けられ、
前記第1金属層と前記第2金属層とを接続する第1導電性ペーストが前記第1絶縁基材の貫通孔内に充填され、
前記第2絶縁基材の第1表面側に積層された前記第1絶縁基材の前記第2金属層と、前記第2絶縁基材の第2表面側に積層された第1絶縁基材の第1金属層と、を接続する第2導電性ペーストが前記第2絶縁基材の貫通孔内に充填され、
前記第1絶縁基材の前記第1表面には、前記第1金属層が埋没して設けられており、
前記第1金属層は、前記第1絶縁基材の前記第1表面側から前記第1絶縁基材の前記第2表面側に向けて小径となる台形形状に形成されており、
前記第2絶縁基材の前記第1表面には、前記第2金属層が埋没して設けられており、
前記第2金属層は、前記第2絶縁基材の前記第1表面側から前記第2絶縁基材の前記第2表面側に向けて小径となる台形形状に形成されており、
前記第1金属層と前記第2金属層は、台形形状の向きがそれぞれ同じ向きになるように積層されていることを特徴とする回路基板。 - 前記第1絶縁基材及び前記第2絶縁基材を積層する前記第1金属層の表面の算術平均粗さ(Ra)が、1.0μm~2.0μmであり、
前記第2絶縁基材を積層する前記第2金属層の表面の算術平均粗さ(Ra)が、1.0μm~2.0μmであることを特徴とする請求項1記載の回路基板。 - 第1金属箔の第1絶縁基材が積層される表面と反対側の面に、前記第1金属箔と異なる金属を含有する第3金属層と、第4金属層とを順に有し、第1絶縁基材が積層される方向から前記第1金属箔をエッチングすることによりパターン状に形成された第1金属層を製造する工程と、
第1絶縁基材が積層される方向からエッチングすることにより前記第3金属層の一部を除去する工程と、
第1表面にパターン状に形成された前記第1金属層が設けられ、第2表面にパターン状に形成された第2金属層が設けられ、前記第1金属層と前記第2金属層との間に形成された第1貫通孔内に前記第1金属層と前記第2金属層とを接続する第1導電性ペーストが充填された硬化済みの第1絶縁基材を製造する工程と、
エッチングすることにより前記第4金属層の全部を除去する工程と、
エッチングすることにより前記第3金属層の全部を除去する工程と、
前記第1絶縁基材と、前記第1絶縁基材の前記第2表面側に配置されて、前記第2金属層と連通する第2貫通孔内に前記第2金属層と接続する第2導電性ペーストが充填された半硬化状の第2絶縁基材と、を有する単位構成体を製造する工程と、
複数の前記単位構成体のうちの一の単位構成体における前記第1絶縁基材と、他の単位構成体における前記第2絶縁基材とを互いに接合し、前記複数の単位構成体を積層する工程と、を含むことを特徴とする回路基板の製造方法。 - 前記第1絶縁基材が積層される前記第1金属層の表面と、前記第1絶縁基材が積層される前記第4金属層の表面と、の算術平均粗さ(Ra)が、1.0μm~2.0μmとなるように前記第1金属層の表面と前記第4金属層の表面と、を粗面化処理する工程と、
前記第2絶縁基材を積層する前記第1金属層の表面と、前記第2絶縁基材を積層する前記第2金属層の表面と、の算術平均粗さ(Ra)が、1.0μm~2.0μmとなるように前記第1金属層の表面と、前記第2金属層の表面とを粗面化処理する工程と、を含むことを特徴とする請求項3記載の回路基板の製造方法。 - 前記第1金属層は、前記第1絶縁基材の前記第1表面側から前記第2表面側に向けて小径となる台形形状に形成され、
前記第2金属層は、前記第2絶縁基材の前記第1表面側から前記第2表面側に向けて小径となる台形形状に形成されることを特徴とする請求項3又は請求項4記載の回路基板の製造方法。 - 前記単位構成体を製造する工程において、前記単位構成体における前記第1金属層は、前記第1絶縁基材に埋没しており、前記単位構成体における前記第2金属層は、前記第2絶縁基材に埋没していることを特徴とする請求項3~請求項5のうちのいずれか1項記載の回路基板の製造方法。
- 請求項1又は請求項2記載の回路基板と、電子部品とを有することを特徴とする電子機器。
Priority Applications (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN202280028973.9A CN117178638A (zh) | 2021-04-20 | 2022-02-14 | 电路基板、电路基板的制造方法以及电子设备 |
US18/285,910 US20240188216A1 (en) | 2021-04-20 | 2022-02-14 | Circuit board, method for manufacturing circuit board, and electronic device |
KR1020237030737A KR20230142604A (ko) | 2021-04-20 | 2022-02-14 | 회로 기판, 회로 기판의 제조 방법 및 전자 기기 |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2021-071250 | 2021-04-20 | ||
JP2021071250A JP7216139B2 (ja) | 2021-04-20 | 2021-04-20 | 回路基板の製造方法 |
Publications (1)
Publication Number | Publication Date |
---|---|
WO2022224557A1 true WO2022224557A1 (ja) | 2022-10-27 |
Family
ID=83722770
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/JP2022/005608 WO2022224557A1 (ja) | 2021-04-20 | 2022-02-14 | 回路基板、回路基板の製造方法及び電子機器 |
Country Status (6)
Country | Link |
---|---|
US (1) | US20240188216A1 (ja) |
JP (1) | JP7216139B2 (ja) |
KR (1) | KR20230142604A (ja) |
CN (1) | CN117178638A (ja) |
TW (1) | TW202249555A (ja) |
WO (1) | WO2022224557A1 (ja) |
Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2003008225A (ja) * | 2001-06-26 | 2003-01-10 | Kyocera Corp | 多層配線基板およびその製造方法 |
JP2004128170A (ja) * | 2002-10-01 | 2004-04-22 | Fujikura Ltd | 多層配線基板、多層配線基板用基材およびその製造方法 |
JP2010161298A (ja) * | 2009-01-09 | 2010-07-22 | Denso Corp | 導電ペーストの充填方法及び多層基板の製造方法 |
Family Cites Families (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2004158671A (ja) | 2002-11-07 | 2004-06-03 | Eito Kogyo:Kk | 多層基板およびその製造方法 |
JP4626225B2 (ja) | 2004-08-27 | 2011-02-02 | パナソニック電工株式会社 | 多層プリント配線板用銅張り積層板、多層プリント配線板及び多層プリント配線板の製造方法 |
JP4291279B2 (ja) * | 2005-01-26 | 2009-07-08 | パナソニック株式会社 | 可撓性多層回路基板 |
JP6439636B2 (ja) * | 2015-09-10 | 2018-12-19 | 株式会社デンソー | プリント基板の製造方法 |
-
2021
- 2021-04-20 JP JP2021071250A patent/JP7216139B2/ja active Active
-
2022
- 2022-02-14 KR KR1020237030737A patent/KR20230142604A/ko unknown
- 2022-02-14 US US18/285,910 patent/US20240188216A1/en active Pending
- 2022-02-14 WO PCT/JP2022/005608 patent/WO2022224557A1/ja active Application Filing
- 2022-02-14 CN CN202280028973.9A patent/CN117178638A/zh active Pending
- 2022-03-10 TW TW111108795A patent/TW202249555A/zh unknown
Patent Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2003008225A (ja) * | 2001-06-26 | 2003-01-10 | Kyocera Corp | 多層配線基板およびその製造方法 |
JP2004128170A (ja) * | 2002-10-01 | 2004-04-22 | Fujikura Ltd | 多層配線基板、多層配線基板用基材およびその製造方法 |
JP2010161298A (ja) * | 2009-01-09 | 2010-07-22 | Denso Corp | 導電ペーストの充填方法及び多層基板の製造方法 |
Also Published As
Publication number | Publication date |
---|---|
JP2022165765A (ja) | 2022-11-01 |
JP7216139B2 (ja) | 2023-01-31 |
TW202249555A (zh) | 2022-12-16 |
KR20230142604A (ko) | 2023-10-11 |
CN117178638A (zh) | 2023-12-05 |
US20240188216A1 (en) | 2024-06-06 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP5022392B2 (ja) | ペーストバンプを用いた印刷回路基板の製造方法 | |
JP4880277B2 (ja) | 配線基板の製造方法 | |
KR100747022B1 (ko) | 임베디드 인쇄회로기판 및 그 제작방법 | |
JP4597631B2 (ja) | 部品内蔵配線板、部品内蔵配線板の製造方法 | |
JP4598140B2 (ja) | 部品内蔵配線板、部品内蔵配線板の製造方法 | |
KR100699237B1 (ko) | 임베디드 인쇄회로기판 제조방법 | |
WO2022224557A1 (ja) | 回路基板、回路基板の製造方法及び電子機器 | |
JP7128857B2 (ja) | 回路基板、回路基板の製造方法及び電子機器 | |
KR20220061099A (ko) | 회로 기판, 회로 기판의 제조 방법, 및 전자 기기 | |
KR101109277B1 (ko) | 인쇄회로기판의 제조방법 | |
JP5515210B2 (ja) | 部品内蔵配線板、部品内蔵配線板の製造方法 | |
JP2009289789A (ja) | 部品内蔵プリント配線板及び部品内蔵プリント配線板の製造方法 | |
KR100658437B1 (ko) | 범프기판를 이용한 인쇄회로기판 및 제조방법 | |
JP2008016651A (ja) | 部品内蔵配線板、部品内蔵配線板の製造方法。 | |
JP4824972B2 (ja) | 回路配線基板及びその製造方法 | |
WO2023176063A1 (ja) | 多層基板、多層基板の製造方法及び電子機器 | |
JP4961945B2 (ja) | 多層プリント配線基板とその製造方法 | |
JP3786894B2 (ja) | 配線基板およびその製造方法 | |
JP5607573B2 (ja) | 多層配線基板、部品内蔵基板、および多層配線基板の製造方法 | |
JP5172410B2 (ja) | 部品内蔵配線基板の製造方法 | |
KR101551177B1 (ko) | 재배선층을 구비한 부품내장형 인쇄회로기판 및 이의 제조방법 | |
JP2005175388A (ja) | 多層基板用基材、多層配線板およびその製造方法 | |
JP2004214702A (ja) | 多層配線基板の製造方法 | |
KR20080043207A (ko) | 능동 소자 내장형 인쇄회로기판 제조 방법 | |
JP2008270776A (ja) | 部品内蔵配線基板及びその製造方法、配線基板内蔵用コンデンサ |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
121 | Ep: the epo has been informed by wipo that ep was designated in this application |
Ref document number: 22791340 Country of ref document: EP Kind code of ref document: A1 |
|
ENP | Entry into the national phase |
Ref document number: 20237030737 Country of ref document: KR Kind code of ref document: A |
|
WWE | Wipo information: entry into national phase |
Ref document number: 1020237030737 Country of ref document: KR |
|
WWE | Wipo information: entry into national phase |
Ref document number: 18285910 Country of ref document: US |
|
NENP | Non-entry into the national phase |
Ref country code: DE |
|
122 | Ep: pct application non-entry in european phase |
Ref document number: 22791340 Country of ref document: EP Kind code of ref document: A1 |