WO2020151257A1 - 一种显示基板、拼接屏及其制作方法 - Google Patents
一种显示基板、拼接屏及其制作方法 Download PDFInfo
- Publication number
- WO2020151257A1 WO2020151257A1 PCT/CN2019/110005 CN2019110005W WO2020151257A1 WO 2020151257 A1 WO2020151257 A1 WO 2020151257A1 CN 2019110005 W CN2019110005 W CN 2019110005W WO 2020151257 A1 WO2020151257 A1 WO 2020151257A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- electrode
- data line
- electroplating
- display
- substrate
- Prior art date
Links
- 239000000758 substrate Substances 0.000 title claims abstract description 228
- 238000004519 manufacturing process Methods 0.000 title claims abstract description 34
- 239000004020 conductor Substances 0.000 claims abstract description 37
- 239000010410 layer Substances 0.000 claims description 149
- 238000009713 electroplating Methods 0.000 claims description 143
- 238000007747 plating Methods 0.000 claims description 29
- 239000010409 thin film Substances 0.000 claims description 22
- 239000002184 metal Substances 0.000 claims description 17
- 229910052751 metal Inorganic materials 0.000 claims description 17
- 238000000034 method Methods 0.000 claims description 15
- 230000000149 penetrating effect Effects 0.000 claims description 10
- 239000011229 interlayer Substances 0.000 claims description 9
- 239000000463 material Substances 0.000 claims description 8
- 239000011159 matrix material Substances 0.000 claims description 8
- 238000005520 cutting process Methods 0.000 claims description 7
- 238000005553 drilling Methods 0.000 claims description 4
- AMGQUBHHOARCQH-UHFFFAOYSA-N indium;oxotin Chemical compound [In].[Sn]=O AMGQUBHHOARCQH-UHFFFAOYSA-N 0.000 claims description 3
- 239000011521 glass Substances 0.000 description 8
- 238000010586 diagram Methods 0.000 description 5
- 230000005540 biological transmission Effects 0.000 description 4
- 239000011241 protective layer Substances 0.000 description 4
- 238000005516 engineering process Methods 0.000 description 3
- 238000012986 modification Methods 0.000 description 3
- 230000004048 modification Effects 0.000 description 3
- 230000008054 signal transmission Effects 0.000 description 3
- 239000000853 adhesive Substances 0.000 description 2
- 230000001070 adhesive effect Effects 0.000 description 2
- 238000001312 dry etching Methods 0.000 description 2
- 230000000694 effects Effects 0.000 description 2
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 description 1
- 239000004642 Polyimide Substances 0.000 description 1
- QVGXLLKOCUKJST-UHFFFAOYSA-N atomic oxygen Chemical compound [O] QVGXLLKOCUKJST-UHFFFAOYSA-N 0.000 description 1
- 230000004888 barrier function Effects 0.000 description 1
- 238000005452 bending Methods 0.000 description 1
- 230000009286 beneficial effect Effects 0.000 description 1
- 239000000084 colloidal system Substances 0.000 description 1
- 229910052802 copper Inorganic materials 0.000 description 1
- 239000010949 copper Substances 0.000 description 1
- 239000010408 film Substances 0.000 description 1
- 238000009413 insulation Methods 0.000 description 1
- 239000007769 metal material Substances 0.000 description 1
- 229910052760 oxygen Inorganic materials 0.000 description 1
- 239000001301 oxygen Substances 0.000 description 1
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 1
- 229920001721 polyimide Polymers 0.000 description 1
- 229920005591 polysilicon Polymers 0.000 description 1
- 238000004080 punching Methods 0.000 description 1
- XLYOFNOQVPJJNP-UHFFFAOYSA-N water Substances O XLYOFNOQVPJJNP-UHFFFAOYSA-N 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/12—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body
- H01L27/1214—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs
- H01L27/124—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs with a particular composition, shape or layout of the wiring layers specially adapted to the circuit arrangement, e.g. scanning lines in LCD pixel circuits
- H01L27/1244—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs with a particular composition, shape or layout of the wiring layers specially adapted to the circuit arrangement, e.g. scanning lines in LCD pixel circuits for preventing breakage, peeling or short circuiting
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
- H01L25/04—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
- H01L25/065—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L25/0655—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00 the devices being arranged next to each other
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
- H01L25/04—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
- H01L25/075—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L33/00
- H01L25/0753—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L33/00 the devices being arranged next to each other
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/12—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body
- H01L27/1214—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs
- H01L27/124—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs with a particular composition, shape or layout of the wiring layers specially adapted to the circuit arrangement, e.g. scanning lines in LCD pixel circuits
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/12—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body
- H01L27/1214—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs
- H01L27/1248—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs with a particular composition or shape of the interlayer dielectric specially adapted to the circuit arrangement
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/12—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body
- H01L27/1214—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs
- H01L27/1259—Multistep manufacturing methods
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/12—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body
- H01L27/1214—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs
- H01L27/1259—Multistep manufacturing methods
- H01L27/1262—Multistep manufacturing methods with a particular formation, treatment or coating of the substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/15—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components having potential barriers, specially adapted for light emission
- H01L27/153—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components having potential barriers, specially adapted for light emission in a repetitive configuration, e.g. LED bars
- H01L27/156—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components having potential barriers, specially adapted for light emission in a repetitive configuration, e.g. LED bars two-dimensional arrays
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/16—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof the devices being of types provided for in two or more different main groups of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. forming hybrid circuits
- H01L25/167—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof the devices being of types provided for in two or more different main groups of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. forming hybrid circuits comprising optoelectronic devices, e.g. LED, photodiodes
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/12—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body
- H01L27/1214—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs
- H01L27/1218—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs with a particular composition or structure of the substrate
Definitions
- the present disclosure relates to the technical field of display devices, in particular to a display substrate, a splicing screen and a manufacturing method thereof.
- the display substrate of the flexible display substrate includes a display area and a frame area.
- the frame area is provided with fanout wires and binding electrodes that are electrically connected to the gate lines 01 and data lines 02 of the display area in a one-to-one correspondence.
- the binding electrode is electrically connected with the flexible circuit board 03 to realize the transmission of the scanning signal and the data signal.
- the production of large-area flexible splicing screens requires the splicing of flexible display substrates with narrow borders, and the fanout wiring and binding electrodes in the frame area are not conducive to the production of large-area splicing screens.
- the present disclosure provides a display substrate, including:
- a plurality of signal lines, and the plurality of signal lines are located on one side of the flexible substrate;
- a plurality of electroplating electrodes are located on the side of the signal line facing the flexible substrate, and the orthographic projection of each electroplating electrode on the flexible substrate and a signal line on the flexible substrate Part of the orthographic projection of the substrate overlaps, and is electrically connected to the signal line at the overlapped position;
- a plurality of bonding electrodes the bonding electrode is located on the side of the flexible substrate away from the signal line, and the orthographic projection of the bonding electrode on the flexible substrate is in the same position as the first through hole
- the orthographic projections of the flexible substrate overlap, and each of the binding electrodes is electrically connected to the corresponding electroplating electrode through the conductive material in the corresponding first through hole.
- the signal line includes: multiple gate lines;
- the electroplating electrode includes a plurality of gate line electroplating electrodes, the gate line electroplating electrode corresponds to the gate line one-to-one, and the gate line electroplating electrode corresponds to the end of the corresponding gate line.
- the gate line electroplating electrodes are sequentially arranged in a first direction, and the first direction is parallel to the surface where the gate line is located and perpendicular to the extending direction of the gate line.
- the display substrate further includes: a first gate insulating layer located between the gate line and a layer where the gate line plating electrode is located;
- the gate line plating electrode is electrically connected to the gate line through a second through hole penetrating the first gate insulating layer.
- the signal line further includes: a plurality of data lines located on a side of the gate line away from the flexible substrate;
- the electroplating electrode further includes: a plurality of data line electroplating electrodes, the data line electroplating electrode corresponds to the data line one-to-one, and the data line electroplating electrode corresponds to the end of the corresponding data line.
- the data line electroplating electrodes are sequentially arranged in a second direction, and the second direction is parallel to the surface where the data line is located and perpendicular to the extending direction of the data line.
- the gate line plating electrode and the data line plating electrode are located on the same layer.
- the display substrate further includes: a data line connection electrode located between the layer where the data line is located and the layer where the plating electrode of the data line is located;
- the data line and the data line electroplating electrode are electrically connected through the data line connection electrode.
- the data line connection electrode includes: a first data line connection electrode, and a second data line connection electrode located on a side of the first data line connection electrode facing the data line.
- the first data line connection electrode and the gate line are located on the same layer.
- a second gate insulating layer is further provided between the second data line connection electrode and the first data line connection electrode;
- the second data line connection electrode is electrically connected to the first data line connection electrode through a third through hole penetrating the second gate insulating layer;
- the first data line connection electrode is electrically connected to the data line electroplating electrode through a fourth through hole penetrating the first gate insulating layer.
- the display substrate further includes: an interlayer dielectric layer located between the second data line connection electrode and the data line;
- the data line is electrically connected to the second data line connection electrode through a fifth through hole penetrating the interlayer dielectric layer.
- the display substrate further includes: a common electrode located on a side of the data line away from the gate line;
- the electroplating electrode further includes: a common electroplating electrode electrically connected to the common electrode, and the common electroplating electrode and the gate line electroplating electrode are located on the same layer.
- the display substrate further includes: a first common connection electrode on the same layer as the data line, and a second common connection electrode on the same layer as the second data line connection electrode, A third common connection electrode located on the same layer as the first data line connection electrode;
- the common electrode is electrically connected to the common electroplating electrode through the first common connection electrode, the second common connection electrode, and the third common connection electrode in sequence.
- the display substrate further includes: a third data line connection electrode located on the same layer as the common electrode, and a third data line connection electrode is also provided between the layer where the common electrode is located and the layer where the data line is located.
- the display substrate further includes a thin film transistor including a source electrode and a drain electrode in the same layer as the data line, the source electrode is electrically connected to the data line, and the drain electrode passes through the flat
- the sixth through hole of the layer is electrically connected to the third data line connection electrode.
- the display substrate further includes: a plurality of boss structures located on a side of the common electrode facing away from the flat layer, and a side of the boss structure facing away from the common electrode is further provided There are multiple groups of binding pad groups corresponding to the boss structure one-to-one, and each of the binding pad groups includes: a first binding pad and a second binding pad that are insulated from each other;
- the first binding pad covers a part of the surface of the boss structure facing away from the common electrode and a part of the third data line connection electrode;
- the second binding pad covers a part of the surface of the boss structure facing away from the common electrode and a part of the common electrode.
- the display substrate further includes a black matrix located on the side of the binding pad group away from the flat layer, and the black matrix covers other areas except the binding pad group .
- a buffer layer is formed between the flexible substrate and the plurality of electroplating electrodes, and the first through hole also penetrates the buffer layer.
- the material of the binding electrode is metal or indium tin oxide.
- the display substrate further includes a plurality of micro light emitting diodes, and the micro light emitting diodes include a first electrode and a second electrode;
- the first electrode of the micro light emitting diode is bound with the first binding pad, and the second electrode is bound with the second binding pad.
- the embodiment of the present disclosure also provides a splicing screen, which includes at least two of the flexible display substrates provided in the embodiment of the present disclosure.
- the embodiment of the present disclosure also provides a method for making the splicing screen provided in the embodiment of the present disclosure, which includes:
- the display mother board including a flexible substrate having a plurality of first through holes
- the multiple display substrates are spliced.
- the providing a display mother board with multiple display areas includes:
- the manufacturing method further includes: removing the second rigid substrate.
- the forming a plurality of signal lines on a side of the electroplating electrode away from the flexible substrate includes:
- a plurality of gate lines are formed on the side of the electroplating electrode away from the flexible substrate, and at the same time, a first short-circuit electrode extending along perpendicular to the gate line is formed in the gap between adjacent display areas, The gate lines of each of the display areas are electrically connected to the first short-circuit electrode;
- a plurality of data lines are formed on the side of the gate line away from the flexible substrate, and at the same time, a second short-circuit electrode extending perpendicular to the data line is formed in the gap between adjacent display areas, The data lines of each display area are electrically connected to the second short-circuit electrode.
- the forming a conductive material in the first through holes of each of the display areas includes:
- a conductive material is formed in the first through hole by the electroplating device.
- the manufacturing method further includes:
- binding electrodes corresponding to the first through holes are formed one-to-one, and the binding electrodes pass through the conductive electrodes in the corresponding first through holes.
- the material is electrically connected to the corresponding electroplating electrode.
- a plurality of electroplating electrodes and signal lines for transmitting display signals are formed on the flexible substrate, the signal lines are electrically connected to the electroplating electrodes, and the flexible substrate is connected to each
- a first through hole is formed in the area opposite to the plating electrode, the first through hole is filled with conductive material, and the side of the flexible substrate away from the plurality of plating electrodes is formed with binding electrodes corresponding to the first through holes one-to-one.
- the bonding electrode is electrically connected to its corresponding electroplating electrode through the conductive material in the corresponding first through hole.
- the above structure can directly lead the signal line to the back of the flexible substrate through the arrangement of the electroplating electrode, the conductive material and the bonding electrode, and The flexible circuit board connection of the external circuit realizes the transmission of the signal line to the display signal. Because the bonding electrode is directly arranged on the side of the flexible substrate away from the signal line layer, and the fan-out wiring on the display substrate is omitted, Realize the design of extremely narrow frame or no frame, and then can realize the production of large-area splicing screen.
- FIG. 1 is a schematic structural diagram of a display substrate provided in the prior art
- FIG. 2 is a schematic diagram of a cross-sectional structure of a display substrate provided by an embodiment of the disclosure
- FIG. 3 is a schematic structural diagram of a display substrate provided by an embodiment of the disclosure.
- FIG. 4 is a flow chart of a method for manufacturing a splicing screen provided by an embodiment of the disclosure
- FIG. 5 is a schematic diagram of a method for manufacturing a splicing screen provided by an embodiment of the disclosure
- 6 to 12 are state diagrams of a display substrate manufacturing process provided by embodiments of the disclosure.
- the present disclosure provides a display substrate, including:
- a plurality of signal lines (specifically may include a gate line 301 and a data line 701), and the plurality of signal lines are located on one side of the flexible substrate 1;
- a plurality of electroplating electrodes 2 are located on the side of the signal line facing the flexible substrate 1, and are electrically connected to the signal lines one by one.
- a plurality of first through holes correspond to the electroplating electrodes 2 one-to-one, the orthographic projection of the first through holes on the flexible substrate 1 and the orthographic projection of the electroplating electrodes 2 on the flexible substrate 1 overlap, and the first through holes
- the hole penetrates the flexible substrate 1 and exposes the electroplating electrode 2.
- the first through hole is filled with conductive material 4.
- the orthographic projection area of the first through hole on the flexible substrate 1 may be larger than that of the electroplated electrode 2 on the flexible substrate 1.
- the orthographic projection area that is, the orthographic projection of the first through hole on the flexible substrate 1 completely covers the orthographic projection of the electroplating electrode 2 on the flexible substrate 1;
- a plurality of bonding electrodes 5, the bonding electrode 5 is located on the side of the flexible substrate 1 facing away from the signal line, and corresponds to the first through hole one-to-one, and the orthographic projection of the bonding electrode 2 on the flexible substrate 1 and the first through hole
- the orthographic projection of the flexible substrate 1 overlaps, and each binding electrode 5 is electrically connected to the corresponding electroplating electrode 2 through the conductive material 4 in the corresponding first through hole.
- the binding electrode 2 is on the flexible substrate 1
- the area of the orthographic projection can be greater than the area of the orthographic projection of the first through hole on the flexible substrate 1, that is, the orthographic projection of the binding electrode 2 on the flexible substrate 1 completely covers the orthographic projection of the first through hole on the flexible substrate 1. .
- a plurality of electroplating electrodes 2 and signal lines for transmitting display signals are formed on the flexible substrate 1.
- the signal lines are electrically connected to the electroplating electrodes 2, and the flexible substrate 1 is connected to each electroplating electrode.
- a first through hole is formed in the opposite area, the first through hole is filled with conductive material 4, and the side of the flexible substrate 1 away from the plurality of electroplating electrodes 2 is formed with binding electrodes 5 corresponding to the first through holes one to one.
- the binding electrode 5 is electrically connected to its corresponding electroplating electrode 2 through the conductive material 4 in the corresponding first through hole.
- the above structure can directly lead the signal line to the electroplating electrode 2, the conductive material 4 and the binding electrode 5
- the side of the flexible substrate away from the signal line is connected to the flexible circuit board of the external circuit to realize the transmission of the signal line to the display signal. Because the bonding electrode 5 is directly arranged on the side of the flexible substrate 1 away from the thin film transistor TFT device layer, and The setting of fan-out wiring on the display substrate is omitted, so that an extremely narrow frame or frameless design can be realized, and a large-area splicing screen can be produced.
- a buffer layer 6 is further formed between the flexible substrate 1 and the plurality of electroplating electrodes 2, and the first through hole also penetrates the buffer layer 6, that is, the flexible substrate 1 and the buffer layer 6 and A first through hole is formed in the area facing each electroplating electrode, and a conductive material 4 is formed in the first through hole.
- the arrangement of the buffer layer 6 can enhance the bending ability of the flexible display substrate and improve the water and oxygen barrier ability of the display substrate. Thermal insulation effect.
- the material of the binding electrode 5 may be indium tin oxide, which has excellent photoelectric properties.
- the material of the binding electrode 5 is determined according to the actual selection, and there is no limitation here.
- the binding electrode 5 covers the first through hole, which can not only realize the conductive effect, but also realize the protection of the conductive material in the first through hole.
- the signal line includes: a plurality of gate lines 301;
- the electroplating electrode 2 includes: a plurality of gate line plating electrodes 201, the gate line plating electrode 201 corresponds to the gate line 301 one-to-one, and the gate line
- the electroplating electrode 201 corresponds to the end of the corresponding gate line 301 (as shown in conjunction with FIG.
- the bonding electrode 5 of the gate line 301 is arranged in a direction perpendicular to the gate line 301, that is, the upper part of the bonding electrode 5 arranged horizontally is
- the bonding electrode 5 corresponding to the gate line 301 since the plating electrode 2 corresponds to the position of the first through hole, and the first through hole corresponds to the bonding electrode 5, the position of the bonding electrode 5 can also be considered as the plating electrode 2), a plurality of gate line electroplating electrodes 201 are sequentially arranged in a first direction, and the first direction is parallel to the surface of the gate line 301 and perpendicular to the extending direction of the gate line 301.
- the display substrate further includes: a first gate insulating layer 901 located between the gate line 301 and the layer where the gate line electroplating electrode 201 is located; the gate line electroplating electrode 201 penetrates the first gate The second through hole of the insulating layer 901 is electrically connected to the gate line 301.
- the signal line further includes: a plurality of data lines 701 located on the side of the gate line 301 away from the flexible substrate 1; the electroplating electrode 2 also includes: a plurality of data line electroplating electrodes 202, data lines
- the plating electrode 202 corresponds to the data line 701 one-to-one, and the data line plating electrode 202 corresponds to the end of the corresponding data line 701 (as shown in conjunction with FIG. 3, the bonding electrode 5 of the data line 701 is along a direction perpendicular to the data line 701 Arrangement, that is, the bonding electrode 5 arranged vertically at the lower part is the bonding electrode 5 corresponding to the data line 701.
- the electroplating electrode 2 corresponds to the position of the first through hole
- the first through hole corresponds to the bonding electrode 5.
- the location of the binding electrode 5 can also be considered as the location of the electroplating electrode 2)
- the multiple data line electroplating electrodes 202 are sequentially arranged in the second direction, and the second direction is parallel to the surface of the data line and perpendicular to the data line The extension direction.
- the gate line electroplating electrode 201 and the data line electroplating electrode 202 are located on the same layer. In the embodiment of the present disclosure, the gate line electroplating electrode 201 and the data line electroplating electrode 202 are located in the same layer, and the gate line electroplating electrode 201 and the data line electroplating electrode 202 can be formed at the same time during production, simplifying the production process.
- the display substrate further includes: a data line connection electrode located between the layer where the data line 701 is located and the layer where the data line plating electrode 202 is located; the data line 701 and the data line plating electrode 202 pass through the data line
- the connection electrode is electrically connected.
- the data line connection electrode includes: a first data line connection electrode 302, and a second data line connection electrode 304 on the side of the first data line connection electrode 302 facing the data line 701.
- the first data line connection electrode 302 and the gate line 301 may be located on the same layer.
- the second data line connection electrode 304 may further have a second gate insulating layer 902 between the first data line connection electrode 302; the second data line connection electrode 304 passes through the second gate insulating layer 902
- the third through hole is electrically connected to the first data line connection electrode 302; the first data line connection electrode 302 is electrically connected to the data line plating electrode 202 through a fourth through hole penetrating the first gate insulating layer 901.
- the display substrate further includes: an interlayer dielectric layer 11 between the second data line connection electrode 304 and the data line 701; the data line 701 passes through the fifth interlayer dielectric layer 11 The through hole is electrically connected to the second data line connection electrode 304.
- the display substrate further includes: a common electrode 17 located on the side of the data line 701 away from the gate line 201; the electroplating electrode 2 further includes: a common electroplating electrode 203 electrically connected to the common electrode 17, The common plating electrode 203 and the gate line plating electrode 201 are located on the same layer.
- the display substrate further includes: a first common connection electrode 704 on the same layer as the data line 701, a second common connection electrode 305 on the same layer as the second data line connection electrode 304, The third common connection electrode 306 on the same layer as the first data line connection electrode 302; the common electrode 17 is electrically connected to the common plating electrode 203 through the first common connection electrode 704, the second common connection electrode 305, and the third common connection electrode 306 in sequence. connection.
- the electrical connection can be realized by punching.
- the display substrate further includes: a third data line connection electrode 13 on the same layer as the common electrode 17, and a flat layer is also provided between the layer where the common electrode 17 is located and the layer where the data line 701 is located. 12;
- the display substrate also includes a thin film transistor, which includes a source 702 and a drain 703 in the same layer as the data line 701, and the source 702 is electrically connected to the data line 701 (the connection is not shown in FIG. 2, but can be in other Electrical connection is made at the position), the drain 703 is electrically connected to the third data line connection electrode 13 through a sixth through hole penetrating the planar layer 12.
- the display substrate further includes: a plurality of boss structures 14 on the side of the common electrode 17 facing away from the flat layer 12, and the side of the boss structure 14 facing away from the common electrode 17 is also provided with convex
- the pad 151 covers a part of the surface of the boss structure 14 facing away from the common electrode 17 and a part of the third data line connection electrode 13; the second bonding pad 152 covers a part of the boss structure 14 facing away from the common electrode 17, and The portion of the common electrode 17 is covered.
- the display substrate further includes a black matrix 10 on the side of the binding pad group 15 facing away from the flat layer 12, and the black matrix 10 covers other areas except the binding pad group 15.
- the projection of the black matrix 10 on the flexible substrate 1 covers the projection of the first through hole on the flexible substrate 1, and this configuration can avoid light leakage of the display substrate.
- the signal lines and the electroplating electrodes are electrically connected in a one-to-one correspondence to realize signal transmission.
- the signal line includes a plurality of gate lines and a plurality of data lines 701 insulated from each other, and the plurality of electroplating electrodes 2 includes gate line electroplating electrically connected to the gate lines 301 in a one-to-one correspondence.
- the thin film transistor TFT device layer may specifically include, as shown in FIG. 2, an active layer 8, a second gate insulating layer 902, a first gate metal layer, The second gate line insulating layer 902, the second gate metal layer, the interlayer dielectric layer 11, the first source and drain metal layer, the flat layer 12, the protective layer 16, the boss structure 14 and the device for binding to the display device Binding pad group 15.
- the active layer 8 can be provided in the same layer as the electroplating electrode 2;
- the first gate metal layer is provided with a gate line 301 and a first data line connection electrode 302, and the gate line 301 is electrically connected to the gate line plating electrode 201;
- the second gate metal layer is provided with a gate line electrode 303 that forms a capacitance with the first gate metal layer and a second data line connection electrode 304;
- the first source and drain metal layer is formed with a data line 701 and a source electrode 702.
- the source electrode 702 is electrically connected to the active layer 8.
- the data line 701 is connected to the data line through the first data line connection electrode 302 and the second data line connection electrode 304
- the electroplating electrode 202 is electrically connected to avoid difficulty in bonding due to excessively high film gap;
- the third data line connection electrode 13 is electrically connected to the source electrode 702.
- the function of the third data line connection electrode 13 is mainly due to the fact that the third data line is provided when the display device bound to the binding pad group 15 shows a relatively large display current.
- the connection electrode 13 can reduce the resistance on the data line 701 and reduce the IR voltage drop.
- the display device may be a Micro LED display device;
- the function of the protective layer 16 is to protect the third data line connection electrode 13 from damage during the manufacturing process
- the boss structure 14 facilitates the binding of the binding pad group 15 with the display device.
- the embodiment of the present disclosure also provides a flexible display substrate, which includes the display substrate as provided in the embodiment of the present disclosure.
- the flexible display substrate further includes a plurality of micro light emitting diodes, the micro light emitting diodes include a first electrode and a second electrode; the first electrode of the micro light emitting diode is bound to the first binding pad, and the second electrode is Two binding pad binding.
- the embodiments of the present disclosure also provide a splicing screen, which includes at least two flexible display substrates as provided in the embodiments of the present disclosure.
- multiple flexible display substrates provided by the embodiments of the present disclosure can be fixed to the same carrier through a fixing member to obtain a large-size splicing screen.
- the fixing part can be a magnet.
- the carrier can be provided with magnets of opposite polarity to adsorb the flexible display substrate on the carrier; the fixing part can also be a colloid, that is, a plurality of flexible display substrates are bonded to the carrier. on.
- the embodiment of the present disclosure also provides a method for making a splicing screen as provided in the embodiment of the present disclosure, as shown in FIG. 4 and FIG. 5, which includes:
- Step S101 providing a display mother board with a plurality of display areas, the display mother board including a flexible substrate, the flexible substrate having a plurality of first through holes;
- Step S102 forming conductive materials in the plurality of first through holes
- Step S103 cutting the display mother board into multiple display substrates along the edge of each of the multiple display areas
- Step S104 splicing multiple display substrates.
- two adjacent display areas in the same row in the display motherboard have a first distance
- two adjacent display areas in the same column have a second distance, so as to be the first short-circuit electrode, the second short-circuit electrode, The gate wiring area and the area provided during cutting.
- the specific first distance may be 2 mm to 3 mm
- the second distance may be 2 mm to 3 mm.
- step S101 providing a display mother board with multiple display areas may include:
- a flexible substrate, a plurality of electroplating electrodes, and a plurality of signal lines are sequentially formed on one side of the first rigid substrate.
- the first rigid substrate may be a first glass plate.
- the signal lines may include gate lines and data lines; specifically, it may be One side of a rigid substrate is sequentially formed: flexible substrate 1, buffer layer 6, electroplating electrode 2, first insulating layer 901, gate layer (specifically, it may include gate 30, gate line 301, first data line connection electrode 302, The third common connection electrode 306), the second insulating layer 902, the second data line connection electrode 304 (the second common connection electrode 305 and the gate line electrode 303 can also be formed at the same time), the interlayer dielectric layer 11, the source and drain layer ( Specifically, it may include a source electrode 702, a data line 701, a drain electrode 703, a first common connection electrode 704), a common electrode 17 (at the same time a third data line connection electrode 13 may also be formed), a protective layer 16, a boss structure 14, a binding Fixed liner
- a second rigid substrate is attached to the side of the signal line away from the first rigid substrate, and the second rigid substrate may be a second glass plate;
- step S103 that is, before cutting the display motherboard into a plurality of display substrates along the edge of each of the plurality of display areas, the manufacturing method of the embodiment of the present disclosure further includes: removing the second rigid substrate.
- a plurality of signal lines are formed on the side of the electroplating electrode away from the flexible substrate, including:
- a plurality of gate lines 301 are formed on the side of the electroplating electrode away from the flexible substrate.
- a first short-circuit electrode 310 extending perpendicular to the gate line 301 is formed in the gap between adjacent display areas.
- the wires 301 are electrically connected to the first short-circuit electrode 310;
- a plurality of data lines 701 are formed on the side of the gate line 301 away from the flexible substrate, and at the same time, a second short-circuit electrode 710 extending perpendicular to the data line 701 is formed in the gap between adjacent display areas.
- the wires 701 are all electrically connected to the second short-circuit electrode 710.
- forming a conductive material in the first through hole of each display area includes:
- a conductive material is formed in the first through hole by an electroplating device.
- the manufacturing method further includes:
- a binding electrode corresponding to the first through hole is formed on the side of the flexible substrate away from the plating electrode, and the binding electrode is electrically connected to the corresponding plating electrode through the conductive material in the corresponding first through hole.
- a plurality of electroplating electrodes and thin film transistor TFT device layers are formed on the flexible substrate.
- the thin film transistor TFT device layer includes signal lines, which are electrically connected to the electroplating electrodes, and then are connected to each A first through hole is formed in the area opposite to the electroplating electrode, a conductive material is electroplated in the first through hole, and finally a binding electrode corresponding to the first through hole is formed on the side of the flexible substrate away from the plurality of electroplating electrodes.
- the binding electrode is electrically connected to its corresponding electroplating electrode through the conductive material in the corresponding first through hole.
- This method can directly lead the thin film transistor TFT device layer to the flexible substrate through the arrangement of the electroplating electrode, the conductive material and the binding electrode
- the side away from the thin film transistor TFT device layer is connected to the flexible circuit board of the external circuit to realize the transmission of the display signal from the thin film transistor TFT device layer.
- the binding electrode is directly arranged on the side of the flexible substrate away from the thin film transistor TFT device layer, Moreover, the setting of fan-out wiring on the display substrate is omitted, so that a very narrow frame or a frameless design can be realized, and a large-area splicing screen can be produced.
- a buffer layer is also formed between the flexible substrate and a plurality of electroplating electrodes. After perforating on the flexible substrate, the buffer layer is etched by a dry etching process, thereby forming an electrode opposite to each electroplating electrode. The first through hole penetrates the buffer layer and the flexible substrate.
- the specific manufacturing steps of the above-mentioned display substrate may include (the following is only the manufacturing process of a display substrate on the motherboard for illustration):
- S505 Use laser drilling technology to punch holes on the flexible substrate in the area opposite to the electroplating electrode, and use a dry etching process to etch the buffer layer and the area opposite to the electroplated electrode 2 to form a hole through the flexible substrate 1 and the buffer layer 6.
- the first through hole as shown in Figure 9 and Figure 10;
- S506 Form a conductive material 4 in the first through hole by electroplating, as shown in FIG. 11;
- S508 Remove the second glass B and the adhesive C, and cut off the excess area of the display substrate, as shown in FIGS. 2 and 3.
- manufacturing the thin film transistor TFT device layer includes manufacturing signal lines that are electrically connected to the electroplating electrodes in a one-to-one correspondence.
- the signal lines may include gate lines and data lines.
- manufacturing the thin film transistor TFT device layer may include manufacturing the active layer 8, the first gate insulating layer 901, and the first gate metal layer formed sequentially on the side of the base substrate 1 as shown in FIG. Layer 31, second gate insulating layer 902, second gate metal layer 32, interlayer dielectric layer 11, first source and drain metal layer 7, flat layer 12, third data line connection electrode 13, protective layer 16, Boss structure 14, binding pad 15.
- the active layer 8 in the thin film transistor TFT device layer can be arranged in the same layer as the electroplating electrode 2; when the active layer and the electroplating electrode are arranged in the same layer, a plurality of electroplating electrodes 2 can be made in the manufacturing process of the display substrate, and then The active layer 8 is fabricated on the same layer, or the active layer 8 in the thin film transistor TFT device layer can be fabricated first, and then a plurality of electroplating electrodes 2 can be fabricated on the same layer;
- the first gate metal layer 31 is provided with a gate line 301 and a first data line connection electrode 302, and the gate line 301 is electrically connected to the gate line plating electrode 201;
- the second gate metal layer 32 is provided with a gate line electrode 303 that forms a capacitance with the first gate metal layer 31 and a second data line connection electrode 304;
- the first source-drain metal layer 7 is formed with a data line 701 and a source electrode 702.
- the source electrode 702 is electrically connected to the active layer 8.
- the data line 701 is connected to the data line through the first data line connection electrode 302 and the second data line connection electrode 304.
- Wire plating electrode 202 is electrically connected;
- the third data line connection electrode 13 is electrically connected to the source electrode 702.
- the signal lines are directly connected to the first during the process of making the thin film transistor TFT device layer.
- the signal line may be broken due to the different expansion coefficients of the flexible substrate and the metal material.
- the electroplating electrode corresponding to the signal line is made by electroplating on the flexible substrate before the thin film transistor TFT device layer is fabricated.
- the first through hole, the conductive material is formed in the first through hole through the electroplating process, to ensure that the signal on the thin film transistor TFT device layer can be transmitted to the side of the flexible substrate away from the thin film transistor TFT device layer, to avoid the signal line disconnection, and electroplating
- the electrode is connected with the conductive material formed by electroplating to make the signal transmission more accurate.
- the electroplating material 4 in the first through hole may be conductive metal such as copper, and the material of the flexible substrate may be polyimide or the like.
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Manufacturing & Machinery (AREA)
- Devices For Indicating Variable Information By Combining Individual Elements (AREA)
- Thin Film Transistor (AREA)
Abstract
Description
Claims (24)
- 一种显示基板,其中,包括:柔性衬底;多条信号线,多条所述信号线位于所述柔性衬底的一侧;多个电镀电极,所述电镀电极位于所述信号线的面向所述柔性衬底的一面,且每一所述电镀电极在所述柔性衬底的正投影与一所述信号线在所述柔性衬底的部分正投影交叠,并在交叠位置处与所述信号线电连接;多个第一通孔,所述第一通孔在所述柔性衬底的正投影与所述电镀电极在所述柔性衬底的正投影交叠,且所述第一通孔贯穿所述柔性衬底并暴露所述电镀电极,所述第一通孔内填充有导电材料;多个绑定电极,所述绑定电极位于所述柔性衬底的背离所述信号线的一面,且所述绑定电极在所述柔性衬底的正投影与所述第一通孔在所述柔性衬底的正投影交叠,每个所述绑定电极通过对应的所述第一通孔内的所述导电材料与对应的所述电镀电极电连接。
- 如权利要求1所述的显示基板,其中,所述信号线包括:多条栅线;所述电镀电极包括:多个栅线电镀电极,所述栅线电镀电极与所述栅线一一对应,且所述栅线电镀电极与相应的所述栅线的端部对应,多个所述栅线电镀电极在第一方向依次排列,所述第一方向为平行于所述栅线所在面且垂直于所述栅线的延伸方向。
- 如权利要求2所述的显示基板,其中,所述显示基板还包括:位于所述栅线与所述栅线电镀电极所在层之间的第一栅极绝缘层;所述栅线电镀电极通过贯穿所述第一栅极绝缘层的第二通孔与所述栅线电连接。
- 如权利要求3所述的显示基板,其中,所述信号线还包括:位于所述栅线的背离所述柔性衬底一面的多条数据线;所述电镀电极还包括:多个数据线电镀电极,所述数据线电镀电极与所 述数据线一一对应,且所述数据线电镀电极与相应的所述数据线的端部对应,多个所述数据线电镀电极在第二方向依次排列,所述第二方向为平行于所述数据线所在面且垂直于所述数据线的延伸方向。
- 如权利要求4所述的显示基板,其中,所述栅线电镀电极与所述数据线电镀电极位于同一层。
- 如权利要求5所述的显示基板,其中,所述显示基板还包括:位于所述数据线所在层与所述数据线电镀电极所在层之间的数据线连接电极;所述数据线与所述数据线电镀电极通过所述数据线连接电极电连接。
- 如权利要求6所述的显示基板,其中,所述数据线连接电极包括:第一数据线连接电极,以及位于所述第一数据线连接电极的面向所述数据线一面的第二数据线连接电极。
- 如权利要求7所述的显示基板,其中,所述第一数据线连接电极与所述栅线位于同一层。
- 如权利要求7所述的显示基板,其中,所述第二数据线连接电极与所述第一数据线连接电极之间还具有第二栅极绝缘层;所述第二数据线连接电极通过贯穿所述第二栅极绝缘层的第三通孔与所述第一数据线连接电极电连接;所述第一数据线连接电极通过贯穿所述第一栅极绝缘层的第四通孔与所述数据线电镀电极电连接。
- 如权利要求7所述的显示基板,其中,所述显示基板还包括:位于所述第二数据线连接电极与所述数据线之间的层间介质层;所述数据线通过贯穿所述层间介质层的第五通孔与所述第二数据线连接电极电连接。
- 如权利要求10所述的显示基板,其中,所述显示基板还包括:位于所述数据线的背离所述栅线一面的公共电极;所述电镀电极还包括:与所述公共电极电连接的一公共电镀电极,所述公共电镀电极与所述栅线电镀电极位于同一层。
- 如权利要求11所述的显示基板,其中,所述显示基板还包括:与所述数据线位于同一层的第一公共连接电极,与所述第二数据线连接电极位于同一层的第二公共连接电极,与所述第一数据线连接电极位于同一层的第三公共连接电极;所述公共电极依次通过所述第一公共连接电极、第二公共连接电极、第三公共连接电极与所述公共电镀电极电连接。
- 如权利要求11所述的显示基板,其中,所述显示基板还包括:与所述公共电极位于同一层的第三数据线连接电极,所述公共电极所在层与所述数据线所在层之间还设置有平坦层;所述显示基板还包括:薄膜晶体管,所述薄膜晶体管包括与所述数据线同层的源极和漏极,所述源极与所述数据线电连接,所述漏极通过贯穿所述平坦层的第六通孔与所述第三数据线连接电极电连接。
- 如权利要求13所述的显示基板,其中,所述显示基板还包括:位于所述公共电极的背离所述平坦层一面的多个凸台结构,所述凸台结构的背离所述公共电极的一面还设置有与所述凸台结构一一对应的多组绑定衬垫组,每一所述绑定衬垫组包括:相互绝缘的第一绑定衬垫和第二绑定衬垫;所述第一绑定衬垫覆盖所述凸台结构的背离所述公共电极的部分表面,以及覆盖所述第三数据线连接电极的部分;所述第二绑定衬垫覆盖所述凸台结构的背离所述公共电极的部分表面,以及覆盖所述公共电极的部分。
- 根据权利要求14所述的显示基板,其中,所述显示基板还包括位于所述绑定衬垫组的背离所述平坦层一面的黑矩阵,所述黑矩阵覆盖所述绑定衬垫组以外的其它区域。
- 根据权利要求1所述的显示基板,其中,所述柔性衬底与所述多个电镀电极之间形成有缓冲层,所述第一通孔还贯穿所述缓冲层。
- 根据权利要求1所述的显示基板,其中,所述绑定电极的材料为金属或铟锡氧化物。
- 如权利要求17所述的显示基板,其中,所述显示基板还包括多个微发光二极管,所述微发光二极管包括第一电极和第二电极;所述微发光二极管的所述第一电极与所述第一绑定衬垫绑定,所述第二电极与所述第二绑定衬垫绑定。
- 一种拼接屏,其中,包括至少两个如权利要求1-18任一项所述的显示基板。
- 一种制作如权利要求19所述的拼接屏的方法,其中,包括:提供具有多个显示区的显示母板,所述显示母板包括柔性衬底,所述柔性衬底具有多个第一通孔;在多个所述第一通孔内形成导电材料;沿所述多个显示区的每个的边缘将所述显示母板切割为多个显示基板;将多个所述显示基板进行拼接。
- 如权利要求20所述的制作方法,其中,所述提供具有多个显示区的显示母板,包括:在第一刚性基板的一面依次形成柔性衬底、多个电镀电极、多条信号线;在所述信号线的背离所述第一刚性基板的一面贴附第二刚性基板;去除所述第一刚性基板,暴露所述柔性衬底;通过激光打孔工艺在所述柔性衬底的与所述电镀电极一一对应的位置处形成第一通孔;在沿所述多个显示区的每个的边缘将所述显示母板切割为多个显示基板之前,所述制作方法还包括:去除所述第二刚性基板。
- 如权利要求21所述的制作方法,其中,所述在所述电镀电极的背离所述柔性衬底的一侧形成多条信号线,包括:在所述电镀电极的背离所述柔性衬底的一侧形成多条栅线,同时,在相邻所述显示区之间的间隙处形成沿垂直于所述栅线延伸的第一短路电极,各所述显示区的所述栅线均与所述第一短路电极电连接;在所述栅线的背离所述柔性衬底的一侧形成多条数据线,同时,在相邻 所述显示区之间的间隙处形成沿垂直于所述数据线延伸的第二短路电极,各所述显示区的所述数据线均与所述第二短路电极电连接。
- 如权利要求22所述的制作方法,其中,所述在各个所述显示区的所述第一通孔内形成导电材料,包括:将所述第一短路电极和所述第二短路电极与电镀设备电连接;通过所述电镀设备在所述第一通孔内形成导电材料。
- 如权利要求23所述的制作方法,其中,在通过所述电镀设备在所述第一通孔内形成导电材料之后,所述制作方法还包括:在所述柔性衬底的背离所述电镀电极的一侧形成与所述第一通孔一一对应的绑定电极,所述绑定电极通过对应的所述第一通孔内的所述导电材料与对应的所述电镀电极电连接。
Priority Applications (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2020571439A JP7422688B2 (ja) | 2019-01-23 | 2019-10-08 | 表示基板、スプライシングスクリーン及びその製造方法 |
US16/650,690 US11488987B2 (en) | 2019-01-23 | 2019-10-08 | Display substrate, splicing screen and manufacturing method thereof |
KR1020207029790A KR102361329B1 (ko) | 2019-01-23 | 2019-10-08 | 디스플레이 기판, 스플라이싱 스크린 및 그의 제조 방법 |
EP19911581.7A EP3916785A4 (en) | 2019-01-23 | 2019-10-08 | DISPLAY SUBSTRATE, TILT SCREEN AND METHOD OF MAKING IT |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201910062179.6 | 2019-01-23 | ||
CN201910062179.6A CN109585462A (zh) | 2019-01-23 | 2019-01-23 | 一种阵列基板及其制作方法、柔性显示面板、拼接屏 |
Publications (1)
Publication Number | Publication Date |
---|---|
WO2020151257A1 true WO2020151257A1 (zh) | 2020-07-30 |
Family
ID=65917812
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/CN2019/110005 WO2020151257A1 (zh) | 2019-01-23 | 2019-10-08 | 一种显示基板、拼接屏及其制作方法 |
Country Status (6)
Country | Link |
---|---|
US (1) | US11488987B2 (zh) |
EP (1) | EP3916785A4 (zh) |
JP (1) | JP7422688B2 (zh) |
KR (1) | KR102361329B1 (zh) |
CN (1) | CN109585462A (zh) |
WO (1) | WO2020151257A1 (zh) |
Families Citing this family (28)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN109585462A (zh) * | 2019-01-23 | 2019-04-05 | 京东方科技集团股份有限公司 | 一种阵列基板及其制作方法、柔性显示面板、拼接屏 |
CN110047899B (zh) | 2019-04-26 | 2021-10-22 | 京东方科技集团股份有限公司 | 显示面板、显示装置及制造方法 |
CN110998847B (zh) * | 2019-05-13 | 2022-07-08 | 京东方科技集团股份有限公司 | 阵列基板、显示设备和制造阵列基板的方法 |
CN110112171B (zh) * | 2019-05-21 | 2021-08-20 | 京东方科技集团股份有限公司 | 一种显示面板的制作方法及显示面板 |
CN110265440A (zh) * | 2019-06-06 | 2019-09-20 | 惠州市华星光电技术有限公司 | 显示面板及其制作方法 |
CN111244129B (zh) * | 2019-06-18 | 2021-10-22 | 京东方科技集团股份有限公司 | 一种阵列基板及其制作方法、显示面板、显示装置 |
CN112349747A (zh) * | 2019-08-07 | 2021-02-09 | 北京小米移动软件有限公司 | 一种oled屏幕组件及其生产方法和电子设备 |
CN112542086B (zh) * | 2019-09-23 | 2023-03-31 | 上海和辉光电股份有限公司 | 显示面板及显示装置 |
TWI759632B (zh) * | 2019-09-23 | 2022-04-01 | 友達光電股份有限公司 | 顯示面板及顯示面板製作方法 |
CN112599532A (zh) * | 2019-10-01 | 2021-04-02 | 财团法人工业技术研究院 | 电子装置 |
CN110828482B (zh) * | 2019-11-15 | 2022-01-07 | 京东方科技集团股份有限公司 | 一种待电镀基板、背板和显示面板 |
CN110853531B (zh) * | 2019-11-21 | 2021-11-05 | 京东方科技集团股份有限公司 | 显示用驱动背板及其制备方法、显示面板 |
CN110911437A (zh) * | 2019-12-06 | 2020-03-24 | 业成科技(成都)有限公司 | 微发光二极管驱动背板和显示面板 |
TWI719785B (zh) * | 2019-12-27 | 2021-02-21 | 友達光電股份有限公司 | 顯示器 |
WO2021138920A1 (zh) | 2020-01-10 | 2021-07-15 | 京东方科技集团股份有限公司 | 显示面板及显示装置 |
CN113632232A (zh) * | 2020-01-22 | 2021-11-09 | 京东方科技集团股份有限公司 | 驱动背板及其制备方法、显示面板、显示装置 |
KR20210117380A (ko) * | 2020-03-18 | 2021-09-29 | 삼성디스플레이 주식회사 | 표시 장치 및 표시 장치의 제조 방법 |
CN111724742B (zh) * | 2020-06-11 | 2022-02-22 | 武汉华星光电半导体显示技术有限公司 | 显示面板及其制备方法、显示装置 |
CN113805378B (zh) | 2020-06-12 | 2022-07-26 | 京东方科技集团股份有限公司 | 发光基板及显示装置 |
CN112366218A (zh) * | 2020-11-05 | 2021-02-12 | Tcl华星光电技术有限公司 | 一种显示面板的制作方法及显示面板 |
TWI749889B (zh) | 2020-11-20 | 2021-12-11 | 友達光電股份有限公司 | 畫素陣列基板 |
CN112736178B (zh) * | 2020-12-23 | 2022-04-26 | 惠州市华星光电技术有限公司 | mini-LED装置及制作方法 |
JP2022105856A (ja) * | 2021-01-05 | 2022-07-15 | 株式会社ジャパンディスプレイ | 表示装置の製造方法および表示装置 |
CN112885847B (zh) * | 2021-01-27 | 2023-02-07 | Tcl华星光电技术有限公司 | 显示面板及其制备方法 |
CN113437088B (zh) * | 2021-06-09 | 2022-10-04 | Tcl华星光电技术有限公司 | 显示基板及其制备方法、显示装置 |
CN114299828B (zh) * | 2022-02-14 | 2023-04-07 | 惠州华星光电显示有限公司 | 显示单元、拼接屏以及显示装置 |
CN115036275A (zh) * | 2022-05-13 | 2022-09-09 | 华南理工大学 | 一种显示面板的制备方法及显示面板 |
CN114975403A (zh) * | 2022-05-24 | 2022-08-30 | Tcl华星光电技术有限公司 | 一种显示面板及其制备方法、拼接显示装置 |
Citations (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN101533815A (zh) * | 2008-03-14 | 2009-09-16 | Oki半导体株式会社 | 半导体器件及其制造方法 |
CN103531553A (zh) * | 2012-07-04 | 2014-01-22 | 精工爱普生株式会社 | 基板、基板的制造方法、半导体装置及电子设备 |
CN103715228A (zh) * | 2013-12-26 | 2014-04-09 | 京东方科技集团股份有限公司 | 阵列基板及其制造方法、显示装置 |
US20150340419A1 (en) * | 2014-05-26 | 2015-11-26 | Boe Technology Group Co., Ltd. | Array substrate and manufacturing method thereof, and display panel |
CN107342299A (zh) * | 2017-08-30 | 2017-11-10 | 京东方科技集团股份有限公司 | 阵列基板及其制作方法、显示装置及其制作方法 |
CN109585462A (zh) * | 2019-01-23 | 2019-04-05 | 京东方科技集团股份有限公司 | 一种阵列基板及其制作方法、柔性显示面板、拼接屏 |
Family Cites Families (19)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP3876684B2 (ja) | 2000-12-21 | 2007-02-07 | セイコーエプソン株式会社 | カラーフィルタの製造方法、カラーフィルタの製造装置、液晶装置の製造方法、液晶装置の製造装置、el装置の製造方法、el装置の製造装置、材料の吐出方法、ヘッドの制御装置、電子機器 |
JP2008203642A (ja) * | 2007-02-21 | 2008-09-04 | Dainippon Printing Co Ltd | 多面付け薄膜トランジスタ基板および液晶表示素子の製造方法 |
TWI532162B (zh) * | 2013-06-25 | 2016-05-01 | 友達光電股份有限公司 | 可撓式顯示面板及其製造方法 |
JP2015053444A (ja) * | 2013-09-09 | 2015-03-19 | パナソニックIpマネジメント株式会社 | フレキシブル半導体装置およびその製造方法ならびに画像表示装置 |
JP6305759B2 (ja) * | 2013-12-26 | 2018-04-04 | 株式会社ジャパンディスプレイ | 表示装置 |
JP6497858B2 (ja) * | 2014-07-11 | 2019-04-10 | 株式会社ジャパンディスプレイ | 有機el表示装置及び有機el表示装置の製造方法 |
US9786686B2 (en) * | 2014-11-04 | 2017-10-10 | Japan Display Inc. | Display device |
KR101827633B1 (ko) * | 2016-05-31 | 2018-03-22 | 한국광기술원 | 베젤리스 액정 디스플레이용 기판 및 그 제조방법 |
CN107564928B (zh) * | 2016-06-30 | 2020-04-14 | 群创光电股份有限公司 | 显示装置 |
US10529745B2 (en) * | 2016-07-05 | 2020-01-07 | Innolux Corporation | Display device |
KR20180041301A (ko) * | 2016-10-13 | 2018-04-24 | 삼성디스플레이 주식회사 | 표시 장치 |
JP6807712B2 (ja) * | 2016-11-16 | 2021-01-06 | 株式会社ジャパンディスプレイ | 表示装置 |
CN107256870A (zh) * | 2017-06-09 | 2017-10-17 | 京东方科技集团股份有限公司 | 一种阵列基板及制作方法、柔性显示面板、显示装置 |
KR102470375B1 (ko) * | 2017-10-31 | 2022-11-23 | 엘지디스플레이 주식회사 | 디스플레이 장치 |
US10692799B2 (en) * | 2018-06-01 | 2020-06-23 | Innolux Corporation | Semiconductor electronic device |
US10636360B2 (en) * | 2018-07-10 | 2020-04-28 | A.U. Vista, Inc. | Wireless display panel with multi-channel data transmission and display device using the same |
KR102603697B1 (ko) * | 2018-09-14 | 2023-11-16 | 엘지디스플레이 주식회사 | 타일링 표시장치 |
TWI671572B (zh) * | 2018-10-22 | 2019-09-11 | 友達光電股份有限公司 | 顯示面板及其製造方法 |
CN209119104U (zh) * | 2019-01-23 | 2019-07-16 | 京东方科技集团股份有限公司 | 一种阵列基板、柔性显示面板、拼接屏 |
-
2019
- 2019-01-23 CN CN201910062179.6A patent/CN109585462A/zh active Pending
- 2019-10-08 WO PCT/CN2019/110005 patent/WO2020151257A1/zh unknown
- 2019-10-08 EP EP19911581.7A patent/EP3916785A4/en active Pending
- 2019-10-08 KR KR1020207029790A patent/KR102361329B1/ko active IP Right Grant
- 2019-10-08 JP JP2020571439A patent/JP7422688B2/ja active Active
- 2019-10-08 US US16/650,690 patent/US11488987B2/en active Active
Patent Citations (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN101533815A (zh) * | 2008-03-14 | 2009-09-16 | Oki半导体株式会社 | 半导体器件及其制造方法 |
CN103531553A (zh) * | 2012-07-04 | 2014-01-22 | 精工爱普生株式会社 | 基板、基板的制造方法、半导体装置及电子设备 |
CN103715228A (zh) * | 2013-12-26 | 2014-04-09 | 京东方科技集团股份有限公司 | 阵列基板及其制造方法、显示装置 |
US20150340419A1 (en) * | 2014-05-26 | 2015-11-26 | Boe Technology Group Co., Ltd. | Array substrate and manufacturing method thereof, and display panel |
CN107342299A (zh) * | 2017-08-30 | 2017-11-10 | 京东方科技集团股份有限公司 | 阵列基板及其制作方法、显示装置及其制作方法 |
CN109585462A (zh) * | 2019-01-23 | 2019-04-05 | 京东方科技集团股份有限公司 | 一种阵列基板及其制作方法、柔性显示面板、拼接屏 |
Non-Patent Citations (1)
Title |
---|
See also references of EP3916785A4 * |
Also Published As
Publication number | Publication date |
---|---|
US11488987B2 (en) | 2022-11-01 |
JP2022518080A (ja) | 2022-03-14 |
JP7422688B2 (ja) | 2024-01-26 |
EP3916785A1 (en) | 2021-12-01 |
KR102361329B1 (ko) | 2022-02-14 |
EP3916785A4 (en) | 2022-11-09 |
CN109585462A (zh) | 2019-04-05 |
KR20200134264A (ko) | 2020-12-01 |
US20210210522A1 (en) | 2021-07-08 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
WO2020151257A1 (zh) | 一种显示基板、拼接屏及其制作方法 | |
CN104617106B (zh) | 一种阵列基板及显示装置 | |
CN110349979B (zh) | 柔性显示器 | |
CN105789225B (zh) | 阵列基板母板及其制作方法、显示装置及其制作方法 | |
TWI671572B (zh) | 顯示面板及其製造方法 | |
WO2020249009A1 (zh) | 显示面板及显示装置 | |
WO2018099404A1 (zh) | 触控基板及其制备方法、触控显示装置 | |
WO2021168828A1 (zh) | 柔性显示面板、显示装置及制备方法 | |
CN111244129B (zh) | 一种阵列基板及其制作方法、显示面板、显示装置 | |
CN109991788B (zh) | 显示面板及显示装置 | |
KR20190098878A (ko) | 표시 장치 | |
WO2024040877A1 (zh) | 拼接显示面板及其拼接方法、显示装置 | |
CN103439844B (zh) | 阵列基板、显示装置及制作阵列基板的方法 | |
CN110797352B (zh) | 显示面板及其制作方法、显示装置 | |
CN108845465B (zh) | 显示面板扇出走线结构及其制作方法 | |
CN114284248A (zh) | 显示面板 | |
WO2021051846A1 (zh) | 一种显示面板及显示装置 | |
CN209119104U (zh) | 一种阵列基板、柔性显示面板、拼接屏 | |
US20240122000A1 (en) | Display panel and display terminal | |
TWI702582B (zh) | 顯示面板、顯示裝置及顯示面板的製造方法 | |
CN109860222B (zh) | 显示面板及显示装置 | |
CN113366645A (zh) | 双面tft面板及其制作方法、显示设备 | |
WO2023206113A1 (zh) | 显示面板及显示装置 | |
CN115798327A (zh) | 显示面板及显示装置 | |
CN106873267A (zh) | 显示面板 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
121 | Ep: the epo has been informed by wipo that ep was designated in this application |
Ref document number: 19911581 Country of ref document: EP Kind code of ref document: A1 |
|
ENP | Entry into the national phase |
Ref document number: 20207029790 Country of ref document: KR Kind code of ref document: A |
|
ENP | Entry into the national phase |
Ref document number: 2020571439 Country of ref document: JP Kind code of ref document: A |
|
NENP | Non-entry into the national phase |
Ref country code: DE |
|
ENP | Entry into the national phase |
Ref document number: 2019911581 Country of ref document: EP Effective date: 20210823 |