WO2016185901A1 - 固体撮像装置およびその製造方法、並びに電子機器 - Google Patents
固体撮像装置およびその製造方法、並びに電子機器 Download PDFInfo
- Publication number
- WO2016185901A1 WO2016185901A1 PCT/JP2016/063534 JP2016063534W WO2016185901A1 WO 2016185901 A1 WO2016185901 A1 WO 2016185901A1 JP 2016063534 W JP2016063534 W JP 2016063534W WO 2016185901 A1 WO2016185901 A1 WO 2016185901A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- solid
- state imaging
- imaging device
- unit
- pixel
- Prior art date
Links
- 238000003384 imaging method Methods 0.000 title claims abstract description 382
- 238000004519 manufacturing process Methods 0.000 title claims abstract description 44
- 238000000034 method Methods 0.000 title abstract description 12
- 239000000758 substrate Substances 0.000 claims abstract description 139
- 239000004065 semiconductor Substances 0.000 claims abstract description 116
- 238000006243 chemical reaction Methods 0.000 claims abstract description 35
- 230000000149 penetrating effect Effects 0.000 claims abstract description 15
- 238000012545 processing Methods 0.000 claims description 186
- 230000002093 peripheral effect Effects 0.000 claims description 57
- 230000001681 protective effect Effects 0.000 claims description 41
- 229910000679 solder Inorganic materials 0.000 claims description 16
- 239000011521 glass Substances 0.000 claims description 14
- 239000010410 layer Substances 0.000 description 129
- 238000012986 modification Methods 0.000 description 33
- 230000004048 modification Effects 0.000 description 33
- 230000000052 comparative effect Effects 0.000 description 27
- 239000010949 copper Substances 0.000 description 27
- 238000010586 diagram Methods 0.000 description 26
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 22
- 229910052710 silicon Inorganic materials 0.000 description 22
- 239000010703 silicon Substances 0.000 description 22
- 238000002955 isolation Methods 0.000 description 20
- 238000005516 engineering process Methods 0.000 description 16
- 238000012546 transfer Methods 0.000 description 14
- 230000003321 amplification Effects 0.000 description 12
- 230000006870 function Effects 0.000 description 12
- 238000003199 nucleic acid amplification method Methods 0.000 description 12
- 239000011229 interlayer Substances 0.000 description 9
- 229910052751 metal Inorganic materials 0.000 description 8
- 239000002184 metal Substances 0.000 description 8
- 230000003287 optical effect Effects 0.000 description 8
- 239000000463 material Substances 0.000 description 7
- 239000011347 resin Substances 0.000 description 7
- 229920005989 resin Polymers 0.000 description 7
- 230000008859 change Effects 0.000 description 6
- 239000004020 conductor Substances 0.000 description 6
- 238000005259 measurement Methods 0.000 description 6
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 5
- 230000009471 action Effects 0.000 description 5
- 230000004888 barrier function Effects 0.000 description 5
- 238000009792 diffusion process Methods 0.000 description 5
- 230000000694 effects Effects 0.000 description 5
- 239000010936 titanium Substances 0.000 description 5
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 description 4
- 229910052802 copper Inorganic materials 0.000 description 4
- RTAQQCXQSZGOHL-UHFFFAOYSA-N Titanium Chemical compound [Ti] RTAQQCXQSZGOHL-UHFFFAOYSA-N 0.000 description 3
- 238000009826 distribution Methods 0.000 description 3
- 229910052719 titanium Inorganic materials 0.000 description 3
- WFKWXMTUELFFGS-UHFFFAOYSA-N tungsten Chemical compound [W] WFKWXMTUELFFGS-UHFFFAOYSA-N 0.000 description 3
- 229910052721 tungsten Inorganic materials 0.000 description 3
- 239000010937 tungsten Substances 0.000 description 3
- 108010076504 Protein Sorting Signals Proteins 0.000 description 2
- 229910052681 coesite Inorganic materials 0.000 description 2
- 238000012937 correction Methods 0.000 description 2
- 229910052906 cristobalite Inorganic materials 0.000 description 2
- 230000007423 decrease Effects 0.000 description 2
- 238000001514 detection method Methods 0.000 description 2
- 238000005401 electroluminescence Methods 0.000 description 2
- 238000009713 electroplating Methods 0.000 description 2
- 239000012535 impurity Substances 0.000 description 2
- 238000003825 pressing Methods 0.000 description 2
- 239000000377 silicon dioxide Substances 0.000 description 2
- 235000012239 silicon dioxide Nutrition 0.000 description 2
- 229910052814 silicon oxide Inorganic materials 0.000 description 2
- 239000007787 solid Substances 0.000 description 2
- 229910052682 stishovite Inorganic materials 0.000 description 2
- 229910052715 tantalum Inorganic materials 0.000 description 2
- GUVRBAGPIYLISA-UHFFFAOYSA-N tantalum atom Chemical compound [Ta] GUVRBAGPIYLISA-UHFFFAOYSA-N 0.000 description 2
- 229910052905 tridymite Inorganic materials 0.000 description 2
- 229910052581 Si3N4 Inorganic materials 0.000 description 1
- BOTDANWDWHJENH-UHFFFAOYSA-N Tetraethyl orthosilicate Chemical compound CCO[Si](OCC)(OCC)OCC BOTDANWDWHJENH-UHFFFAOYSA-N 0.000 description 1
- 229910001080 W alloy Inorganic materials 0.000 description 1
- 239000000853 adhesive Substances 0.000 description 1
- 230000001070 adhesive effect Effects 0.000 description 1
- 229910052782 aluminium Inorganic materials 0.000 description 1
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 description 1
- 238000000137 annealing Methods 0.000 description 1
- 230000003796 beauty Effects 0.000 description 1
- 230000002457 bidirectional effect Effects 0.000 description 1
- 230000000295 complement effect Effects 0.000 description 1
- 230000008878 coupling Effects 0.000 description 1
- 238000010168 coupling process Methods 0.000 description 1
- 238000005859 coupling reaction Methods 0.000 description 1
- 238000013461 design Methods 0.000 description 1
- 238000001312 dry etching Methods 0.000 description 1
- 238000007667 floating Methods 0.000 description 1
- 238000007429 general method Methods 0.000 description 1
- 230000036541 health Effects 0.000 description 1
- 230000010354 integration Effects 0.000 description 1
- 238000010030 laminating Methods 0.000 description 1
- 239000004973 liquid crystal related substance Substances 0.000 description 1
- 229910044991 metal oxide Inorganic materials 0.000 description 1
- 150000004706 metal oxides Chemical class 0.000 description 1
- 239000000203 mixture Substances 0.000 description 1
- 238000012544 monitoring process Methods 0.000 description 1
- 150000004767 nitrides Chemical class 0.000 description 1
- 229920002120 photoresistant polymer Polymers 0.000 description 1
- 238000005268 plasma chemical vapour deposition Methods 0.000 description 1
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 1
- 229920005591 polysilicon Polymers 0.000 description 1
- 230000008569 process Effects 0.000 description 1
- 230000000644 propagated effect Effects 0.000 description 1
- 210000004761 scalp Anatomy 0.000 description 1
- 238000006748 scratching Methods 0.000 description 1
- 230000002393 scratching effect Effects 0.000 description 1
- VSZWPYCFIRKVQL-UHFFFAOYSA-N selanylidenegallium;selenium Chemical compound [Se].[Se]=[Ga].[Se]=[Ga] VSZWPYCFIRKVQL-UHFFFAOYSA-N 0.000 description 1
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 description 1
- 238000001179 sorption measurement Methods 0.000 description 1
- 238000004544 sputter deposition Methods 0.000 description 1
- MAKDTFFYCIMFQP-UHFFFAOYSA-N titanium tungsten Chemical compound [Ti].[W] MAKDTFFYCIMFQP-UHFFFAOYSA-N 0.000 description 1
- 238000001039 wet etching Methods 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/14—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation
- H01L27/144—Devices controlled by radiation
- H01L27/146—Imager structures
- H01L27/14601—Structural or functional details thereof
- H01L27/14634—Assemblies, i.e. Hybrid structures
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/14—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation
- H01L27/144—Devices controlled by radiation
- H01L27/146—Imager structures
- H01L27/14601—Structural or functional details thereof
- H01L27/14603—Special geometry or disposition of pixel-elements, address-lines or gate-electrodes
- H01L27/14605—Structural or functional details relating to the position of the pixel elements, e.g. smaller pixel elements in the center of the imager compared to pixel elements at the periphery
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/14—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation
- H01L27/144—Devices controlled by radiation
- H01L27/146—Imager structures
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/3205—Deposition of non-insulating-, e.g. conductive- or resistive-, layers on insulating layers; After-treatment of these layers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76898—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics formed through a semiconductor substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/481—Internal lead connections, e.g. via connections, feedthrough structures
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
- H01L25/04—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
- H01L25/065—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
- H01L25/04—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
- H01L25/07—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L29/00
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/18—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof the devices being of types provided for in two or more different subgroups of the same main group of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body
- H01L27/08—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind
- H01L27/085—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only
- H01L27/088—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only the components being field-effect transistors with insulated gate
- H01L27/092—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only the components being field-effect transistors with insulated gate complementary MIS field-effect transistors
- H01L27/0928—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only the components being field-effect transistors with insulated gate complementary MIS field-effect transistors comprising both N- and P- wells in the substrate, e.g. twin-tub
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/14—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation
- H01L27/144—Devices controlled by radiation
- H01L27/146—Imager structures
- H01L27/14601—Structural or functional details thereof
- H01L27/14609—Pixel-elements with integrated switching, control, storage or amplification elements
- H01L27/14612—Pixel-elements with integrated switching, control, storage or amplification elements involving a transistor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/14—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation
- H01L27/144—Devices controlled by radiation
- H01L27/146—Imager structures
- H01L27/14601—Structural or functional details thereof
- H01L27/1462—Coatings
- H01L27/14621—Colour filter arrangements
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/14—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation
- H01L27/144—Devices controlled by radiation
- H01L27/146—Imager structures
- H01L27/14601—Structural or functional details thereof
- H01L27/14625—Optical elements or arrangements associated with the device
- H01L27/14627—Microlenses
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/14—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation
- H01L27/144—Devices controlled by radiation
- H01L27/146—Imager structures
- H01L27/14601—Structural or functional details thereof
- H01L27/1463—Pixel isolation structures
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/14—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation
- H01L27/144—Devices controlled by radiation
- H01L27/146—Imager structures
- H01L27/14601—Structural or functional details thereof
- H01L27/14636—Interconnect structures
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/14—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation
- H01L27/144—Devices controlled by radiation
- H01L27/146—Imager structures
- H01L27/14683—Processes or apparatus peculiar to the manufacture or treatment of these devices or parts thereof
- H01L27/1469—Assemblies, i.e. hybrid integration
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N23/00—Cameras or camera modules comprising electronic image sensors; Control thereof
- H04N23/50—Constructional details
- H04N23/54—Mounting of pick-up tubes, electronic image sensors, deviation or focusing coils
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N23/00—Cameras or camera modules comprising electronic image sensors; Control thereof
- H04N23/57—Mechanical or electrical details of cameras or camera modules specially adapted for being embedded in other devices
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N25/00—Circuitry of solid-state image sensors [SSIS]; Control thereof
- H04N25/40—Extracting pixel data from image sensors by controlling scanning circuits, e.g. by modifying the number of pixels sampled or to be sampled
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N25/00—Circuitry of solid-state image sensors [SSIS]; Control thereof
- H04N25/70—SSIS architectures; Circuits associated therewith
- H04N25/76—Addressed sensors, e.g. MOS or CMOS sensors
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N25/00—Circuitry of solid-state image sensors [SSIS]; Control thereof
- H04N25/70—SSIS architectures; Circuits associated therewith
- H04N25/76—Addressed sensors, e.g. MOS or CMOS sensors
- H04N25/767—Horizontal readout lines, multiplexers or registers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/484—Connecting portions
- H01L2224/48463—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73251—Location after the connecting process on different surfaces
- H01L2224/73257—Bump and wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/14—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation
- H01L27/144—Devices controlled by radiation
- H01L27/146—Imager structures
- H01L27/14601—Structural or functional details thereof
- H01L27/14618—Containers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/14—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation
- H01L27/144—Devices controlled by radiation
- H01L27/146—Imager structures
- H01L27/14601—Structural or functional details thereof
- H01L27/1464—Back illuminated imager structures
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/14—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation
- H01L27/144—Devices controlled by radiation
- H01L27/146—Imager structures
- H01L27/14601—Structural or functional details thereof
- H01L27/14641—Electronic components shared by two or more pixel-elements, e.g. one amplifier shared by two pixel elements
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/14—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation
- H01L27/144—Devices controlled by radiation
- H01L27/146—Imager structures
- H01L27/14643—Photodiode arrays; MOS imagers
- H01L27/14645—Colour imagers
Definitions
- the present disclosure relates to a solid-state imaging device, a manufacturing method thereof, and an electronic device, and more particularly, to a solid-state imaging device, a manufacturing method thereof, and an electronic device that can further reduce the size of the device.
- Solid-state imaging devices such as CMOS (Complementary Metal Oxide Semiconductor) image sensors are being further miniaturized, such as a configuration in which a plurality of semiconductor substrates are stacked (see, for example, Patent Document 1).
- CMOS Complementary Metal Oxide Semiconductor
- the area occupied by the terminal portion from which the output signal is extracted becomes larger than the planar size of the device, and it becomes difficult to reduce the size.
- the present disclosure has been made in view of such a situation, and enables the apparatus size to be further reduced.
- a solid-state imaging device includes a first structure in which a pixel array unit in which pixels that perform photoelectric conversion are two-dimensionally formed is formed, and a glass substrate that is positioned above the first structure.
- An input circuit unit for inputting a predetermined signal from the outside of the device, an output circuit unit for outputting a pixel signal output from the pixel to the outside of the device, and a signal processing circuit, and the first structure body.
- the second structure located below the first structure is stacked, and is connected to the output circuit unit, the first circuit board that is connected to the output circuit unit and penetrates the semiconductor substrate that forms a part of the second structure.
- An output part including a signal output external terminal for connecting the output circuit part to the outside of the device via the first through via, and the semiconductor connected to the input circuit part and the input circuit part; A second through via penetrating the substrate; and An input portion including an external terminal for signal input that connects the input circuit portion to the outside of the device through the second through via is disposed below the pixel array portion of the first structure.
- a first structure in which a pixel array unit in which pixels that perform photoelectric conversion are two-dimensionally arranged is formed, a glass substrate positioned above the first structure, An input circuit unit for inputting a signal from the outside of the device, an output circuit unit for outputting the pixel signal output from the pixel to the outside of the device, and a signal processing circuit are formed below the first structure.
- a second through body that is stacked and configured, and is connected to the output circuit unit, a first through via that is connected to the output circuit unit and forms a part of the second structure, and An output unit including a signal output external terminal for connecting the output circuit unit to the outside of the device through the first through via; the input circuit unit; and a second unit that is connected to the input circuit unit and penetrates the semiconductor substrate.
- An input unit including an external terminal for signal input that connects the input circuit unit to the outside of the device through a via is disposed below the pixel array unit of the first structure.
- the solid-state imaging device includes a first structure in which a pixel array unit in which pixels that perform photoelectric conversion are two-dimensionally arranged is formed, and a pixel signal output from the pixel to the outside of the device.
- a first through via that is formed by laminating a second structure body on which an output circuit section for outputting is laminated, and penetrates the output circuit section and a semiconductor substrate that forms a part of the second structure body
- an external terminal for signal output connected to the outside of the device is disposed below the pixel array portion of the first structure, and the output circuit portion is connected to the signal via the first through via. It is connected to the output external terminal.
- a solid-state imaging device manufacturing method including a first structure in which a pixel array unit in which pixels that perform photoelectric conversion are two-dimensionally arranged is formed, and a pixel signal output from the pixel.
- a second structure formed so that an output circuit portion for outputting to the outside of the pixel array portion is below the pixel array portion is bonded so that wiring layers face each other, and a part of the second structure body Forming a through via that penetrates the semiconductor substrate that constitutes the semiconductor substrate, electrically connecting to the output circuit section via the through via, and connecting the external terminal for signal output to the outside of the device as the first structure
- the pixel array portion is formed at a position below the pixel array portion.
- a semiconductor substrate which forms a part of the second structure by bonding the second structure formed so that the output circuit portion of the second structure is located below the pixel array portion so that the wiring layers face each other A through-via penetrating through the electrode, electrically connecting to the output circuit unit through the through-via, and a signal output external terminal connected to the outside of the device is the pixel array unit of the first structure It is formed at a position below.
- An electronic apparatus outputs a first structure in which a pixel array unit in which pixels that perform photoelectric conversion are two-dimensionally arranged is formed, and a pixel signal output from the pixel to the outside of the device And a second structure body in which an output circuit section for forming the structure is laminated, and the output circuit section, a through via penetrating a semiconductor substrate constituting a part of the second structure body, and A signal output external terminal connected to the outside of the device is disposed below the pixel array portion of the first structure, and the output circuit portion is connected to the signal output external terminal via the through via.
- a solid-state imaging device connected thereto is provided.
- a first structure in which a pixel array unit in which pixels that perform photoelectric conversion are two-dimensionally arranged is formed, and pixel signals output from the pixels are output to the outside of the device.
- a second structure body in which an output circuit section for outputting is stacked, and the output circuit section, a through via that penetrates a semiconductor substrate that forms a part of the second structure body, and the A signal output external terminal connected to the outside of the device is disposed below the pixel array portion of the first structure, and the output circuit portion is connected to the signal output external terminal via the through via. Is done.
- the solid-state imaging device and the electronic device may be independent devices or modules incorporated in other devices.
- the apparatus size can be further reduced.
- FIG. 6 is a diagram showing a cross-sectional structure taken along line A-A ′ of FIG. 5. It is a figure which shows the 2nd circuit arrangement configuration example of the circuit arrangement in a solid-state imaging device.
- FIG. 8 is a diagram showing a cross-sectional structure taken along line B-B ′ of FIG. 7. It is a figure showing the cross section in the final shape of the solid-state imaging device as the comparative example 1. It is a figure showing the cross section in the final shape of the solid-state imaging device as the comparative example 2. It is a figure showing the cross section in the final shape of the solid-state imaging device as the comparative example 3. It is a figure which shows the 3rd circuit arrangement structural example of the circuit arrangement in a solid-state imaging device. It is a figure which shows the 4th circuit arrangement structural example of the circuit arrangement in a solid-state imaging device. It is a figure which shows the cross-section in the C-C 'line
- FIG. 21 is a diagram showing a cross-sectional structure taken along line D-D ′ of FIG. 20.
- FIG. 3 is an enlarged cross-sectional view of the vicinity of the outer periphery of the solid-state imaging device 1.
- FIG. It is a figure explaining the manufacturing method of the solid-state imaging device of a twin contact structure. It is a figure explaining the manufacturing method of the solid-state imaging device of a twin contact structure. It is a figure explaining the manufacturing method of the solid-state imaging device of a twin contact structure. It is a figure explaining the manufacturing method of the solid-state imaging device of a twin contact structure. It is a figure explaining the manufacturing method of the solid-state imaging device of a twin contact structure. It is a figure explaining the manufacturing method of the solid-state imaging device of a twin contact structure. It is a figure explaining the manufacturing method of the solid-state imaging device of a twin contact structure.
- FIG. 1 shows a schematic structure of a solid-state imaging device as a semiconductor device employing the present technology.
- the solid-state imaging device 1 shown in FIG. 1 converts light or electromagnetic waves incident on the device in the direction of the arrow in the figure into an electrical signal.
- an apparatus that converts light into an electrical signal will be described as an example of an object to be converted into an electrical signal.
- the solid-state imaging device 1 includes a stacked structure 13 in which a first structure 11 and a second structure 12 are stacked, an external terminal 14, and a protective substrate 18 formed on the upper side of the first structure 11. .
- the first structure 11 is shown as an upper structure in FIG. 1 with the incident surface side on which light is incident on the device as the upper side and the other surface side of the device facing the incident surface as the lower side.
- the body 11 and the second structure 12 will be referred to as the lower structure 12.
- the solid-state imaging device 1 includes a semiconductor substrate (wafer) that forms part of the upper structure 11, a semiconductor substrate (wafer) that forms part of the lower structure 12, and a protective substrate. 18 are bonded to each other at the wafer level and then solidified into individual solid-state imaging devices 1.
- the upper structure 11 before being solidified is a semiconductor substrate (wafer) on which pixels for converting incident light into electrical signals are formed.
- the pixel includes, for example, a photodiode (PD) for photoelectric conversion, and a plurality of pixel transistors that control the photoelectric conversion operation and the operation of reading the photoelectrically converted electric signal.
- the upper structure 11 included in the solid-state imaging device 1 after being separated into pieces may be referred to as an upper chip, an image sensor substrate, or an image sensor chip.
- the pixel transistor included in the solid-state imaging device 1 is preferably, for example, a MOS transistor.
- an R (red), G (green), or B (blue) color filter 15 and an on-chip lens 16 are formed on the upper surface of the upper structure 11.
- a protective substrate 18 for protecting the structure of the solid-state imaging device 1, particularly the on-chip lens 16 and the color filter 15, is disposed above the on-chip lens 16.
- the protective substrate 18 is a transparent glass substrate, for example. If the hardness of the protective substrate 18 is higher than the hardness of the on-chip lens 16, the effect of protecting the on-chip lens 16 is enhanced.
- the lower structure 12 before being solidified is a semiconductor substrate (wafer) on which a semiconductor circuit including transistors and wirings is formed.
- the lower structure 12 included in the solid-state imaging device 1 after being separated into pieces may be referred to as a lower chip, a signal processing board, or a signal processing chip.
- the lower structure 12 is formed with a plurality of external terminals 14 for electrical connection with wiring (not shown) outside the apparatus.
- the external terminal 14 is, for example, a solder ball.
- the solid-state imaging device 1 has a cavityless structure in which a protective substrate 18 is fixed to the upper side of the upper structure 11 or the upper side of the on-chip lens 16 through a glass seal resin 17 disposed on the on-chip lens 16. ing. Since the hardness of the glass seal resin 17 is lower than the hardness of the protective substrate 18, the stress applied to the protective substrate 18 from the outside of the solid-state imaging device 1 is transmitted to the inside of the device as compared with the case where no seal resin is present. It can serve to alleviate.
- the solid-state imaging device 1 has a columnar or wall-like structure on the upper surface of the upper structure 11 as a structure different from the cavityless structure, and the protective substrate 18 is supported with a gap above the on-chip lens 16. As described above, a cavity structure fixed to the columnar or wall-shaped structure may be formed.
- FIG. 2 is a block diagram illustrating a system configuration example of the solid-state imaging device 1.
- the solid-state imaging device 1 in FIG. 2 includes a pixel array unit 24 in which a plurality of pixels 31 having photoelectric conversion units (PDs) are arranged in a row direction and a column direction.
- PDs photoelectric conversion units
- the pixel array unit 24 includes a row drive signal line 32 for driving the pixel 31 for each row and a vertical signal line for reading a signal generated as a result of photoelectric conversion from the plurality of pixels 31 driven for each row. (Column readout line) 33 is provided. As shown in FIG. 2, a plurality of pixels 31 arranged in the row direction are connected to one row drive signal line 32. A plurality of pixels 31 arranged in the column direction are connected to one vertical signal line 33.
- the solid-state imaging device 1 further includes a row driving unit 22 and a column signal processing unit 25.
- the row driving unit 22 includes, for example, a row address control unit that determines a position of a row for pixel driving, in other words, a row decoder unit, and a row driving circuit unit that generates a signal for driving the pixel 31.
- the column signal processing unit 25 includes, for example, a load circuit unit that is connected to the vertical signal line 33 and forms a source follower circuit with the pixel 31. Further, the column signal processing unit 25 may include an amplification circuit unit that amplifies a signal read from the pixel 31 via the vertical signal line 33. Further, the column signal processing unit 25 may further include a noise processing unit for removing the noise level of the system from the signal read from the pixel 31 as a result of the photoelectric conversion.
- the column signal processing unit 25 includes an analog-digital converter (ADC) for converting a signal read from the pixel 31 or the analog signal subjected to the noise processing into a digital signal.
- the ADC includes a comparator unit for comparing the analog signal to be converted with the reference sweep signal to be compared, and a counter unit for measuring the time until the comparison result in the comparator unit is inverted.
- the column signal processing unit 25 may further include a horizontal scanning circuit unit that performs control of scanning the readout column.
- the solid-state imaging device 1 further includes a timing control unit 23.
- the timing control unit 23 supplies a signal for controlling the timing to the row driving unit 22 and the column signal processing unit 25 based on the reference clock signal and the timing control signal input to the apparatus.
- all or part of the row driving unit 22, the column signal processing unit 25, and the timing control unit 23 may be simply referred to as a pixel peripheral circuit unit, a peripheral circuit unit, or a control circuit unit. .
- the solid-state imaging device 1 further includes an image signal processing unit 26.
- the image signal processing unit 26 is a circuit that performs various types of signal processing on the data obtained as a result of the photoelectric conversion, in other words, the data obtained as a result of the imaging operation in the solid-state imaging device 1.
- the image signal processing unit 26 includes, for example, an image signal processing circuit unit and a data holding unit.
- the image signal processing unit 26 may further include a processor unit.
- An example of signal processing executed in the image signal processing unit 26 is a case where AD-converted imaging data is data obtained by photographing a bright subject with a large gradation when the data is obtained by photographing a dark subject. Is a tone curve correction process for reducing gradation. In this case, it is desirable to store the tone curve characteristic data in advance in the data holding unit of the image signal processing unit 26 as to what tone curve is used to correct the gradation of the imaging data.
- the solid-state imaging device 1 further includes an input unit 21A.
- the input unit 21A receives, for example, the above-described reference clock signal, timing control signals such as a vertical synchronization signal and a horizontal synchronization signal, and characteristic data to be stored in the data holding unit of the image signal processing unit 26 from the outside of the apparatus. Input to 1.
- the input unit 21 ⁇ / b> A includes an input terminal 41 that is an external terminal 14 for inputting data to the solid-state imaging device 1, and an input circuit unit 42 that captures a signal input to the input terminal 41 into the solid-state imaging device 1. Prepare.
- the input unit 21A further includes an input amplitude changing unit 43 that changes the amplitude of the signal captured by the input circuit unit 42 to an amplitude that can be easily used inside the solid-state imaging device 1.
- the input unit 21A further includes an input data conversion circuit unit 44 that changes the arrangement of the data string of the input data.
- the input data conversion circuit unit 44 is, for example, a serial / parallel conversion circuit that receives a serial signal as input data and converts it into a parallel signal.
- the input unit 21A can further include a memory interface circuit that receives data from these external memory devices. .
- the solid-state imaging device 1 further includes an output unit 21B.
- the output unit 21B outputs the image data captured by the solid-state imaging device 1 and the image data subjected to signal processing by the image signal processing unit 26 from the solid-state imaging device 1 to the outside of the device.
- the output unit 21B is an output terminal 48 that is an external terminal 14 for outputting data from the solid-state imaging device 1 to the outside of the device, and a circuit that outputs data from the inside of the solid-state imaging device 1 to the outside of the device. 48 and an output circuit unit 47 that is a circuit for driving external wiring outside the solid-state imaging device 1 connected to the solid-state imaging device 1.
- the output unit 21B further includes an output amplitude changing unit 46 that changes the amplitude of the signal used inside the solid-state imaging device 1 to an amplitude that can be easily used by an external device connected to the outside of the solid-state imaging device 1.
- the output unit 21B further includes an output data conversion circuit unit 45 that changes the arrangement of the data string of the output data.
- the output data conversion circuit unit 45 is, for example, a parallel / serial conversion circuit that converts a parallel signal used in the solid-state imaging device 1 into a serial signal.
- the output data conversion circuit unit 45 and the output amplitude change unit 46 may be omitted.
- the output unit 21B When the solid-state imaging device 1 is connected to an external memory device such as a flash memory, SRAM, or DRAM, the output unit 21B further includes a memory interface circuit that outputs data to these external memory devices. it can.
- an external memory device such as a flash memory, SRAM, or DRAM
- a circuit block including both or at least one of the input unit 21A and the output unit 21B may be referred to as the input / output unit 21.
- a circuit unit including at least one of the input circuit unit 42 and the output circuit unit 47 may be referred to as an input / output circuit unit 49.
- FIG. 3 shows a circuit arrangement configuration example of the pixel 31 of the solid-state imaging device 1 according to the present embodiment.
- the pixel 31 includes a photodiode 51 as a photoelectric conversion element, a transfer transistor 52, an FD (floating diffusion) 53, a reset transistor 54, an amplification transistor 55, and a selection transistor 56.
- the photodiode 51 generates and accumulates charges (signal charges) corresponding to the received light quantity.
- the photodiode 51 has an anode terminal grounded and a cathode terminal connected to the FD 53 via the transfer transistor 52.
- the transfer transistor 52 When the transfer transistor 52 is turned on by the transfer signal TR, the transfer transistor 52 reads out the electric charge generated by the photodiode 51 and transfers it to the FD 53.
- the FD 53 holds the electric charge read from the photodiode 51.
- the reset transistor 54 is turned on by the reset signal RST, the charge accumulated in the FD 53 is discharged to the drain (constant voltage source Vdd), thereby resetting the potential of the FD 53.
- the amplification transistor 55 outputs a pixel signal corresponding to the potential of the FD 53. That is, the amplification transistor 55 constitutes a load MOS (not shown) as a constant current source connected via the vertical signal line 33 and a source follower circuit, and shows a level corresponding to the charge accumulated in the FD 53. A pixel signal is output from the amplification transistor 55 to the column signal processing unit 25 via the selection transistor 56 and the vertical signal line 33.
- the selection transistor 56 is turned on when the pixel 31 is selected by the selection signal SEL, and outputs the pixel signal of the pixel 31 to the column signal processing unit 25 via the vertical signal line 33.
- Each signal line to which the transfer signal TR, the selection signal SEL, and the reset signal RST are transmitted corresponds to the row drive signal line 32 in FIG.
- the pixel 31 can be configured as described above, but is not limited to this configuration, and other configurations may be employed.
- FIG. 4 shows a circuit arrangement configuration example of the input circuit unit 42 provided in the input unit 21A and the output circuit unit 47 provided in the output unit 21B of the solid-state imaging device 1 according to the present embodiment.
- the input / output circuit unit 49 may include either the input circuit unit 42 or the output circuit unit 47 with respect to one external terminal 14, or both the input circuit unit 42 and the output circuit unit 47 may be included. May be a bidirectional input / output circuit configuration.
- the input circuit unit 42 is a circuit having the following characteristics.
- the logic is the same or inverted between the data input from the input terminal 41 of the solid-state imaging device 1 to the input circuit unit 42 and the data output from the input circuit unit 42 to the internal circuit of the solid-state imaging device 1 In other words, it is a circuit that does not change the arrangement of data in the signal sequence. In other words, logic “1” and “0” or “Hi” and “Low” are switched in the signal sequence. This circuit does not change the position.
- a signal for example, LVDS small-amplitude differential signal
- This circuit may convert data input to the circuit in a direction in which the voltage amplitude increases.
- this noise is not propagated to a circuit arranged at the subsequent stage of the input circuit unit 42, in other words, a circuit that is more internal in the solid-state imaging device 1.
- a protective circuit for shutting off is provided.
- the output circuit unit 47 is a circuit having the following characteristics.
- (1) Data input from the internal circuit of the solid-state imaging device 1 to the output circuit unit 47 and data output from the output circuit unit 47 to the outside of the solid-state imaging device 1 via the output terminal 48 of the solid-state imaging device 1 Are circuits that have the same or only inverted logic, in other words, circuits that do not change the arrangement of data in the signal string, and in other words, logic “1” and “0” or “ This circuit does not change the position where “Hi” and “Low” are switched.
- (2) This circuit increases the current capability of driving the signal line between the output terminal 48 of the solid-state imaging device 1 and an external element connected to the solid-state imaging device 1. Alternatively, the circuit increases the voltage amplitude of the signal line.
- This circuit may convert data input to the circuit in a direction in which the voltage amplitude increases.
- an external element connected to the output terminal 48 receives a signal (a digital signal that performs a full swing at a single end) that is input from an internal circuit of the solid-state imaging device 1 to the output circuit unit 47. It is a circuit that converts the signal into a preferred format or voltage amplitude (for example, LVDS small amplitude differential signal) and outputs it. This circuit may convert data input to the circuit in a direction in which the voltage amplitude decreases.
- the input / output circuit section 49 including at least one of the input circuit section 42 and the output circuit section 47 includes one or more transistors.
- a transistor included in the input / output circuit unit 49 may be referred to as an input / output transistor.
- the input / output circuit unit 49 may include an inverter circuit, a buffer circuit, and the like, and may further include an enable circuit that controls an input operation or an output operation.
- the input circuit unit 42 or the output circuit unit 47 can also serve as an amplitude change unit for the input signal or the output signal by appropriately setting the power supply voltage used in the circuit.
- the amplitude of a signal in a part of the pixel peripheral circuit unit of the solid-state imaging device 1 or the image signal processing unit 26 is V2
- the amplitude of a signal input from the outside of the solid-state imaging device 1 to the input terminal 41
- the circuit of the input circuit unit 42 or the output circuit unit 47 is, for example, in the circuit shown in FIG.
- the input circuit unit 42 has an amplitude V1 from the outside by setting the power supply voltage of the inverter located on the internal circuit side of the solid-state imaging device 1 to V2 and the power supply voltage of the inverter located on the outer side of the solid-state imaging device 1 to V1.
- a signal is received, the amplitude is reduced to V2 and input to the internal circuit of the solid-state imaging device 1, and the output circuit unit 47 receives a signal of amplitude V2 from the internal circuit of the solid-state imaging device 1, and this amplitude is transferred to V1.
- large Comb can be output to the outside.
- the reference voltage in the transistor circuit in the case of the circuit of FIG. 4, the ground voltage
- the voltage of the power source supplied to the circuit that is different from the reference voltage In the case of the circuit of FIG. 4, for example, the voltage difference from V1
- a power supply voltage In the case of the circuit of FIG. 4, for example, the voltage difference from V1
- FIG. 5 is a diagram illustrating a first circuit arrangement configuration example of the circuit arrangement in the solid-state imaging device 1.
- the pixel array unit 24 is arranged in the upper structure 11.
- a part of the row driving unit 22 is disposed on the upper structure 11 and a part is disposed on the lower structure 12.
- the row driving circuit unit is arranged in the upper structure 11 and the row decoder unit is arranged in the lower structure 12.
- the row drive unit 22 arranged in the upper structure 11 is arranged outside the pixel array unit 24 in the row direction, and at least a part of the row drive unit 22 arranged in the lower structure 12 is the upper structure. 11 is disposed on the lower side of the row drive unit 22 provided in the vehicle 11.
- a part of the column signal processing unit 25 is arranged in the upper structure 11 and a part is arranged in the lower structure 12.
- the load circuit unit, the amplification circuit unit, the noise processing unit, and the ADC comparator unit are arranged in the upper structure 11, and the ADC counter unit is arranged in the lower structure 12.
- the column signal processing unit 25 arranged in the upper structure 11 is arranged outside the pixel array unit 24 in the column direction, and at least a part of the column signal processing unit 25 arranged in the lower structure 12 is on the upper side. It is disposed below the column signal processing unit 25 provided in the structure 11.
- the wiring connection part 29 is arranged. In these wiring connection portions 29, a wiring connection structure described later with reference to FIG. 6 is used.
- An image signal processing unit 26 is arranged inside the row driving unit 22 and the column signal processing unit 25 arranged in the lower structure 12.
- the input / output circuit section 49 is arranged in a region below the pixel array section 24 of the upper structure 11.
- the input / output circuit unit 49 is a circuit unit including both or at least one of the input circuit unit 42 and the output circuit unit 47.
- the input / output circuit unit 49 includes both the input circuit unit 42 and the output circuit unit 47, the input / output circuit unit 49 is divided for each external terminal 14 and a plurality of input / output circuit units 49 are arranged in the lower structure 12.
- the input / output circuit unit 49 is configured by only the input circuit unit 42, the input circuit unit 42 is divided into one external terminal 14 (input terminal 41), and a plurality of input circuit units 42 are arranged in the lower structure 12.
- the output circuit unit 47 is divided into one external terminal 14 (output terminal 48), and a plurality of the output circuit units 47 are arranged in the lower structure 12.
- An image signal processing unit 26 is arranged around each of the input / output circuit units 49 arranged in a plurality. In other words, the input / output circuit unit 49 is arranged in the region where the image signal processing unit 26 is arranged.
- the input / output circuit unit 49 may be disposed in a region below the row driving unit 22 or the column signal processing unit 25 of the upper structure 11.
- the input / output circuit section 49 is on the lower structure 12 side where the external terminals 14 are formed, and below the pixel array section 24 of the upper structure 11 or around the pixels of the upper structure 11.
- the circuit portion (a circuit portion formed in the upper structure 11 in the pixel peripheral circuit region 313 in FIG. 6) can be disposed in any region below.
- an input terminal 41 and an input circuit unit 42, and an output circuit unit 47 and an output terminal 48 are arranged.
- a power supply terminal and a ground terminal may be arranged in the region.
- the power supply voltage of the transistor circuits constituting the input circuit unit 42 and the output circuit unit 47 is higher than the power supply voltage of the transistor circuits constituting the image signal processing unit 26. May be.
- the power supply voltage of the transistor circuit constituting the input circuit unit 42 and the output circuit unit 47 is 1.8V to 3.3V
- the power supply voltage of the transistor circuit constituting the image signal processing unit 26 is 1.2V to 1V. It may be 5V.
- the input circuit section 42 and output circuit section 47 Since the power supply voltage of the former (transistor circuit constituting the input circuit section 42 and output circuit section 47) and the power supply voltage of the latter (transistor circuit constituting the image signal processing section 26) are different, the input circuit section 42 and output circuit section 47, a distance for arranging the well region to which the power supply voltage is applied and the well region to which the power supply voltage is applied in the image signal processing unit 26 arranged around these well regions, the width of the so-called well isolation region Is preferably larger than the distance provided between the plurality of well regions to which the power supply voltage is applied in the image signal processing unit 26.
- the depth of the element isolation region provided in the input circuit unit 42 and the output circuit unit 47 may be deeper than the depth of the element isolation region provided in the image signal processing unit 26.
- the gate lengths of the transistors provided in the input circuit unit 42 and the output circuit unit 47 are preferably larger than the gate lengths of the transistors provided in the image signal processing unit 26.
- a part of the pixel peripheral circuit unit arranged in the upper structure 11 for example, a load circuit unit, an amplifier circuit unit, a noise processing unit provided in the column signal processing unit 25, and
- the power supply voltage of the transistor circuit that constitutes one of the comparator sections of the ADC constitutes a part of the pixel peripheral circuit section disposed in the lower structure 12, for example, the counter section of the ADC provided in the column signal processing section 25. It may be higher than the power supply voltage of the transistor circuit.
- the former (a pixel peripheral circuit unit disposed in the upper structure 11, such as a load circuit unit, an amplifier circuit unit, a noise processing unit, or a comparator unit of an ADC provided in the column signal processing unit 25) transistor
- the power supply voltage of the circuit is 1.8 V to 3.3 V
- the power supply voltage of the transistor circuit of the latter (pixel peripheral circuit portion arranged in the lower structure 12, for example, the counter portion of the ADC) is 1.2 V to 1 It may be 5V.
- the power supply voltage of the latter transistor circuit may be the same as the power supply voltage of the transistor circuit constituting the image signal processing unit 26 disposed in the lower structure 12.
- the distance provided between the plurality of well regions to which the power supply voltage is applied in the former transistor circuit is the same as that in the latter transistor circuit. It is desirable that the distance is larger than the distance provided between the plurality of well regions to which the power supply voltage is applied. Further, it is desirable that the depth of the element isolation region provided in the former transistor circuit is deeper than the depth of the element isolation region provided in the latter transistor circuit.
- the gate length of the transistor included in the former transistor circuit is preferably larger than the gate length of the transistor included in the latter transistor circuit.
- the power supply voltage of the pixel transistor circuit constituting the pixel 31 disposed in the upper structure 11 is supplied from the pixel peripheral circuit section (for example, the load circuit section and the amplification circuit provided in the column signal processing section 25) disposed in the upper structure 11. May be the same as the power supply voltage of the transistor circuit that constitutes the circuit unit, the noise processing unit, or the ADC comparator unit).
- the power supply voltage of the pixel transistor circuit constituting the pixel 31 arranged in the upper structure 11 constitutes a pixel peripheral circuit unit (for example, a counter unit of ADC) or an image signal processing unit 26 arranged in the lower structure 12. It may be higher than the power supply voltage of the transistor circuit. Therefore, when an element isolation region having a structure in which a semiconductor substrate is dug is used as the element isolation region, the depth of a part of the element isolation region provided around the pixel transistor disposed in the upper structure 11 is lower It may be deeper than the depth of the element isolation region provided around the transistor of the pixel peripheral circuit unit or the image signal processing unit 26 arranged in the structure 12.
- an element isolation region around the pixel transistor not an element isolation region in which a semiconductor substrate is dug, but an element isolation in which an impurity region having a conductivity type opposite to the diffusion layer region of the pixel transistor is formed around the pixel transistor.
- a region may be used as a part.
- the gate length of the pixel transistor arranged in the upper structure 11 may be larger than the gate length of the transistor in the pixel peripheral circuit unit or the image signal processing unit 26 arranged in the lower structure 12.
- the depth of the element isolation region provided around the pixel transistors arranged in the upper structure 11 is reduced. The depth may be shallower than the depth of the element isolation region provided around the transistor constituting the pixel peripheral circuit portion arranged in the upper structure 11.
- an element isolation region around the pixel transistor not an element isolation region in which a semiconductor substrate is dug, but an element isolation in which an impurity region having a conductivity type opposite to the diffusion layer region of the pixel transistor is formed around the pixel transistor.
- a region may be used as a part.
- FIG. 6 is a diagram showing a cross-sectional structure of the solid-state imaging device 1 taken along the line AA ′ in FIG. For convenience, a part of FIG. 6 is described instead of a cross-sectional structure in another configuration example of the present technology to be described later.
- a plurality of pixels 31 including an on-chip lens 16, a color filter 15, a pixel transistor, and a photodiode 51 are arranged in an array in a portion including the upper structure 11 and the upper portion of the solid-state imaging device 1.
- the pixel array unit 24 is arranged.
- a pixel transistor region 301 is also arranged in the region (pixel array region) of the pixel array unit 24.
- the pixel transistor region 301 is a region where at least one pixel transistor of the transfer transistor 52, the amplification transistor 55, and the reset transistor 54 is formed.
- a plurality of external terminals 14 are arranged on the lower surface of the semiconductor substrate 81 provided in the lower structure 12 and in a region located below the pixel array unit 24 provided in the upper structure 11.
- a region located on the lower surface of the semiconductor substrate 81 included in the lower structure 12 and below the pixel array unit 24 included in the upper structure 11 is defined as the first.
- the specific region, “a region located on the upper surface of the semiconductor substrate 81 included in the lower structure 12 and below the pixel array unit 24 included in the upper structure 11” is referred to as a second specific region.
- At least some of the plurality of external terminals 14 arranged in the first specific region output signals from the signal input terminal 14A for inputting signals to the solid-state imaging device 1 from the outside or from the solid-state imaging device 1 to the outside.
- the signal input terminal 14 ⁇ / b> A and the signal output terminal 14 ⁇ / b> B are the external terminals 14 excluding the power supply terminal and the ground terminal from the external terminals 14.
- the signal input terminal 14A or the signal output terminal 14B is referred to as a signal input / output terminal 14C.
- a through via 88 penetrating the semiconductor substrate 81 is disposed in the first specific region and in the vicinity of the signal input / output terminal 14C.
- the via hole penetrating the semiconductor substrate 81 and the via wiring formed therein may be simply referred to as a through via 88.
- the through via hole is a conductive pad 322 (hereinafter referred to as the end of the via hole) that is a part of the multilayer wiring layer 82 disposed above the upper surface of the semiconductor substrate 81 from the lower surface of the semiconductor substrate 81 It is desirable that the structure is formed by digging up to the via pad 322).
- the signal input / output terminal 14C arranged in the first specific region is electrically connected to a through via 88 (more specifically, a via wiring formed in the through via hole) similarly arranged in the first specific region.
- An input / output circuit section 49 including the input circuit section 42 or the output circuit section 47 is disposed in the second specific area and in the vicinity of the signal input / output terminal 14C and the through via.
- the signal input / output terminal 14C arranged in the first specific region is electrically connected to the input / output circuit unit 49 via the through via 88, the via pad 322, or a part of the multilayer wiring layer 82.
- the area where the input / output circuit section 49 is arranged is called an input / output circuit area 311.
- a signal processing circuit region 312 is formed adjacent to the input / output circuit region 311 on the upper surface of the semiconductor substrate 81 provided in the lower structure 12.
- the signal processing circuit region 312 is a region where the image signal processing unit 26 described with reference to FIG. 2 is formed.
- a pixel peripheral circuit area 313 The area where the pixel peripheral circuit section including all or part of the row driving section 22 and the column signal processing section 25 described with reference to FIG. 2 is referred to as a pixel peripheral circuit area 313.
- a pixel peripheral circuit region 313 is provided in a region outside the pixel array unit 24. Has been placed.
- the signal input / output terminal 14C may be disposed in a region below the input / output circuit region 311 disposed in the lower structure 12, or may be disposed in a region below the signal processing circuit region 312. May be.
- the signal input / output terminal 14 ⁇ / b> C may be disposed below the pixel peripheral circuit unit such as the row driving unit 22 or the column signal processing unit 25 disposed in the lower structure 12.
- the wiring connection structure that connects the wiring included in the multilayer wiring layer 102 of the upper structure 11 and the wiring included in the multilayer wiring layer 82 of the lower structure 12 is referred to as a vertical wiring connection structure.
- a region where this structure is arranged is sometimes referred to as an upper and lower wiring connection region 314.
- the vertical wiring connection structure includes a first through electrode (silicon through electrode) 109 that penetrates the semiconductor substrate 101 from the upper surface of the upper structure 11 to the multilayer wiring layer 102, and a semiconductor substrate from the upper surface of the upper structure 11. 101 and the second through-hole electrode (chip through-electrode) 105 that penetrates the multi-layer wiring layer 102 and reaches the multi-layer wiring layer 82 of the lower structure 12 and these two through-electrodes (Through Silicon Via, TSV)
- the through-electrode connection wiring 106 is formed.
- such an upper and lower wiring connection structure may be referred to as a twin contact structure.
- a vertical wiring connection region 314 is disposed outside the pixel peripheral circuit region 313.
- the pixel peripheral circuit region 313 is formed in both the upper structure 11 and the lower structure 12, but may be formed in only one of them.
- the upper and lower wiring connection region 314 is arranged outside the pixel array unit 24 and outside the pixel peripheral circuit region 313, but outside the pixel array unit 24,
- the pixel peripheral circuit region 313 may be disposed inside.
- two silicon through electrodes 109 and chip through electrodes 105 are used as a structure for electrically connecting the multilayer wiring layer 102 of the upper structure 11 and the multilayer wiring layer 82 of the lower structure 12.
- a twin contact structure that uses a through electrode for connection is adopted.
- the wiring layer 103 of the upper structure 11 and the wiring of the lower structure 12 are used.
- Each of the layers 83 may have a shared contact structure that is commonly connected to one through electrode.
- FIG. 8 is a diagram showing a cross-sectional structure of the solid-state imaging device 1 taken along line B-B ′ of FIG. 7 when a structure different from the vertical wiring connection structure shown in FIG. 6 is used. For convenience, a part of FIG. 8 is described instead of a cross-sectional structure in another configuration example of the present technology described later.
- the multilayer wiring layer 102 of the upper structure 11 has a part of the wiring connected to the lowermost surface of the multilayer wiring layer 102, in other words, the connection between the upper structure 11 and the lower structure 12. It is arranged on the surface.
- the multilayer wiring layer 82 of the lower structure 12 also has a part of the wiring disposed on the uppermost surface of the multilayer wiring layer 82, in other words, on the bonding surface between the upper structure 11 and the lower structure 12.
- a part of the wiring of the multilayer wiring layer 102 and a part of the wiring of the multilayer wiring layer 82 are arranged at substantially the same position on the joint surface, and the wirings are electrically connected.
- two wirings may be in direct contact with each other, or a thin insulating film or high resistance film is formed between the two wirings, and a part of the formed film is formed. It may be in a form of electrical conduction. Alternatively, a thin insulating film or a high resistance film may be formed between the two wirings, and the two wirings may propagate an electric signal by capacitive coupling.
- a part of the wiring of the multilayer wiring layer 102 of the upper structure 11 and a part of the wiring of the multilayer wiring layer 82 of the lower structure 12 are formed at substantially the same position on the joint surface.
- a structure for electrically connecting two wirings there are cases where it is referred to as a vertical wiring direct connection structure or simply a wiring direct connection structure.
- the substantially same position for example, when the solid-state imaging device 1 is viewed in plan from the upper side to the lower side, at least a part of the two wirings that are electrically connected overlap each other. It ’s fine.
- this connection structure may be referred to as a Cu—Cu direct junction structure or simply a Cu—Cu junction structure.
- this connection structure can be arranged outside the pixel array unit 24.
- this connection structure can be arranged inside the pixel peripheral circuit region 313 included in the upper structure 11 and inside the pixel peripheral circuit region 313 included in the lower structure 12.
- the wiring arranged on the upper structure 11 side of the joint surface is the lower side of the circuit provided in the pixel peripheral circuit region 313 of the upper structure 11.
- the wiring disposed on the lower structure 12 side of the joint surface is disposed on the upper side of the circuit provided in the pixel peripheral circuit region 313 of the lower structure 12. be able to.
- the wiring arranged in the pixel array unit 24 (pixel transistor region 301) is used as the wiring of the upper structure 11, and the vertical array direct connection structure by this and the wiring of the lower structure 12 is used as the pixel array unit 24.
- the pixel transistor region 301 can also be disposed below.
- FIG. 7 is a diagram illustrating a second circuit arrangement configuration example of the solid-state imaging device 1.
- the above vertical wiring direct connection structure is used as the vertical wiring connection structure.
- the arrangement of the pixel array unit 24 in the second circuit arrangement configuration example is the same as that in the first circuit arrangement configuration example shown in FIG. That is, the pixel array unit 24 is disposed in the upper structure 11.
- the arrangement of the row driving unit 22 and the column signal processing unit 25 of the solid-state imaging device 1 in the second circuit arrangement configuration example is the same as that of the first circuit arrangement configuration example shown in FIG. It is.
- the arrangement of the upper and lower wiring connection portions in the second circuit arrangement configuration example is different from the first circuit arrangement configuration example shown in FIG.
- connection between the wiring of the row driving unit 22 arranged in the upper structure 11 and the wiring of the row driving unit 22 arranged in the lower structure 12 is connected to the row driving unit 22 arranged in the upper structure 11 and the lower side. In a region where the row driving unit 22 arranged in the side structure 12 overlaps, the upper and lower wirings are directly connected.
- connection between the wiring of the column signal processing unit 25 arranged in the upper structure 11 and the wiring of the column signal processing unit 25 arranged in the lower structure 12 is connected to the column signal processing unit arranged in the upper structure 11. 25 and the column signal processing unit 25 arranged in the lower structure 12 are formed using the upper and lower wiring direct connection structure.
- the vertical wiring connection structure for connecting the wiring of the row driving unit 22 and the vertical wiring connection structure for connecting the wiring of the column signal processing unit 25 are respectively connected to the row driving unit.
- the wiring connection portions 29 are arranged outside the line 22 and outside the column signal processing unit 25.
- the vertical wiring connection structure for connecting the wiring of the row driving unit 22 and the vertical wiring connection structure for connecting the wiring of the column signal processing unit 25 are respectively In the region of the row drive unit 22 and in the region of the column signal processing unit 25.
- the wiring connection portion 29 is omitted in the upper structure 11 and the lower structure 12, and the solid-state imaging shown in the first circuit arrangement configuration example.
- a device having a smaller outer size than the device 1 can be realized.
- FIG. 9 is a diagram showing a cross section of the final shape of the solid-state imaging device disclosed in Japanese Patent Application Laid-Open No. 2014-72294 (hereinafter referred to as Comparative Structure Disclosure Document 1) as Comparative Example 1.
- the solid-state imaging device 600 of FIG. 9 includes a first portion 623 including a first element portion 621 including a first semiconductor layer 611 and a first wiring portion 622, a second element portion 641 including a second semiconductor layer 631, and a first portion.
- the second portion 643 including the two wiring portions 642 is stacked.
- An optical member 653 on which a color filter 651 and an on-chip lens 652 are formed is disposed on the back side of the first portion 623.
- the solid-state imaging device 600 is connected to the first wiring 661 via the conductive member 662 outside the transistors Tr3 and Tr4 constituting the control unit and outside the region where the transistors Tr5 to Tr8 constituting the signal processing unit are arranged.
- a structure for connecting the second wiring 663 is formed, and an external terminal 664 is disposed outside the connection structure. There is no description of where to place the input / output circuit.
- the present technology includes (1) an external terminal 14, (2) a semiconductor region in which the input circuit unit 42 or the output circuit unit 47 connected to the external terminal 14 is formed, and (3) a photodiode that performs imaging. 9 and the semiconductor region in which the pixel transistor is formed, (4) the color filter 15 and the on-chip lens 16, and (5) the protective substrate 18 are stacked in substantially the same region.
- the external size can be made smaller than 600.
- the first portion 623 and the second portion 643 are joined to form the color filter 651 and the on-chip lens 652, and then the substrate Inverting the electrode, the opening for exposing the electrode portion and the external terminal 664 are formed.
- the external terminal 664 it is necessary to press the external terminal 664 onto the metal wiring by applying a stress greater than a specific value.
- the on-chip lens 652 is pressed against the manufacturing apparatus when the external terminal 664 is pressed.
- the lens 652 may be scratched.
- the external terminal 664 is formed in a region outside the pixel array portion, and is not formed directly under the on-chip lens 652.
- the force applied to the on-chip lens 652 when the external terminal 664 is crimped is the force applied to crimp the external terminal 664 dispersed in an oblique direction.
- the force applied to press the external terminal 664 is pressure-bonded. Since there is the on-chip lens 652 on the extension line in the direction, the force applied to the on-chip lens 652 becomes larger, and the occurrence of scratches on the on-chip lens 652 may become more serious.
- Comparative Structure Disclosure Document 1 also discloses a manufacturing method in which the color filter 651 and the on-chip lens 652 are formed after the external terminal 664 is formed.
- the solid-state imaging device in the state where a large number of protruding portions by the external terminals 664 are provided on the surface of the solid-state imaging device, when forming the color filter 651 and the on-chip lens 652, the solid-state imaging device is evacuated to these manufacturing devices. It may be difficult to fix by a general method such as an adsorption method.
- the solid-state imaging device 1 in FIG. 1 has a protective substrate 18 on the on-chip lens 16. For this reason, it becomes possible to form the external terminal 14 without pressing the on-chip lens 16 against the manufacturing apparatus of the external terminal 14.
- the solid-state imaging device 1 includes (1) an external terminal 14, (2) a semiconductor region in which an input circuit unit 42 or an output circuit unit 47 connected to the external terminal 14 is formed, and (3) a photodiode 51 and a pixel that perform imaging.
- a solid-state imaging device 600 shown in FIG. 9 can be formed by stacking the semiconductor region in which the transistor is formed, (4) the color filter 15 and the on-chip lens 16, and (5) the protective substrate 18 in substantially the same region. As a result, the outer size can be reduced.
- FIG. 10 is a diagram illustrating a cross section of the final shape of the solid-state imaging device disclosed in Japanese Patent Application Laid-Open No. 2010-50149 (Comparative Structure Disclosure Literature 2) as Comparative Example 2.
- an imaging region 722 where a photodiode (not shown), a color filter 711, an on-chip lens 712 and the like are formed, and a peripheral region 723 formed around the imaging region 722.
- a first pad 724 for driving pulse and signal input / output is arranged in the peripheral region 723.
- a bonding wire 725 is connected to the first pad 724.
- a second pad 726 that provides a reference potential Vss is disposed in the imaging region 722.
- An external terminal (solder ball) 727 is provided on the second pad 726.
- the solid-state imaging device 700 includes the external terminal 727 below the pixel array.
- the solid-state imaging device 1 includes (1) an external terminal 14, (2) a semiconductor region in which an input circuit unit 42 or an output circuit unit 47 connected to the external terminal 14 is formed, and (3) a photodiode 51 and a pixel that perform imaging.
- the solid-state imaging device 700 of FIG. 10 does not include a stacked structure like the upper structure 11 and the lower structure 12 of the solid-state imaging device 1, in other words, includes only one layer of a semiconductor substrate on which a transistor circuit is formed. There is no solid semiconductor device.
- the solid-state imaging device 700 disclosed in FIG. 10 has a via 732 and an external terminal 727 penetrating the support substrate 731 formed below the pixel array in the imaging region 722 in its final shape.
- the external terminal 727 formed in FIG. 10 is a terminal for the reference potential Vss (ground potential).
- the terminal of the reference potential Vss does not require an input circuit configured by a transistor circuit when supplying the reference potential Vss to the inside of the solid-state imaging device. For this reason, in the solid-state imaging device 700 disclosed in FIG. 10, the external terminal 737 for the reference potential Vss can be disposed below the imaging region 722.
- pixels each including a photodiode and a pixel transistor are arranged side by side. Therefore, in the case of a structure including only one layer of the semiconductor substrate 741 on which the transistor circuit is formed, it is difficult to form the input circuit in the pixel region in the semiconductor substrate 741 on which the pixel is formed. Therefore, in the solid-state imaging device 700 including only one layer of the semiconductor substrate 741 disclosed in FIG. 10, it is possible to dispose a power supply terminal that does not require an input / output circuit below the pixel region. An external terminal that requires an input circuit or an output circuit, in other words, an external terminal for signal input or signal output cannot be arranged.
- the solid-state imaging device 700 of FIG. 10 does not include a protective substrate on the on-chip lens 712, like the solid-state imaging device 600 shown in FIG. This causes a problem that the on-chip lens 712 is damaged when the external terminal is crimped.
- the solid-state imaging device 1 has a structure in which a plurality of semiconductor substrates on which transistor circuits are formed are stacked.
- the external terminal 14 that requires an input circuit or an output circuit in other words, a signal input / output terminal 14C for signal input or signal output can be disposed below the pixel region.
- the solid-state imaging device 1 has a protective substrate 18 on the on-chip lens 16. For this reason, it becomes possible to form the external terminal 14 without pressing the on-chip lens 16 against the manufacturing apparatus of the external terminal 14.
- the solid-state imaging device 1 includes (1) an external terminal 14, (2) a semiconductor region in which the input circuit unit 42 or the output circuit unit 47 connected to the external terminal 14 is formed, and (3) a photodiode that performs imaging. 51 and the semiconductor region in which the pixel transistor is formed, (4) the color filter 15 and the on-chip lens 16, and (5) the protective substrate 18 can be stacked in substantially the same region.
- the external size can be made smaller than that of the imaging device 700.
- FIG. 11 is a diagram illustrating a cross section of the final shape of the solid-state imaging device disclosed in Japanese Patent Application Laid-Open No. 2011-9645 (Comparative Structure Disclosure Literature 3) as Comparative Example 3.
- an imaging element 812 including a photodiode and a transistor is formed on the first main surface (upper surface) of the semiconductor substrate 811.
- a multilayer wiring layer 813, a color filter 814, an overcoat 815, and an on-chip lens 816 are formed on the upper side of the image sensor 812. Further, the solid-state imaging device 800 includes a protective substrate 817 above the on-chip lens 816.
- a silicon through electrode 831 that penetrates the semiconductor substrate 811, an external terminal (solder ball) 832 that is connected to the outside, and the like are formed.
- the peripheral circuit portion 823 thus arranged is arranged.
- the solid-state imaging device 800 of FIG. 11 does not include a stacked structure in which an upper structure and a lower structure are stacked, in other words, like the solid-state imaging device 700 of Comparative Example 2, in other words, a semiconductor in which a transistor circuit is formed.
- This is a solid-state semiconductor device having only one substrate. Therefore, an external terminal that requires an input circuit or an output circuit, in other words, an external terminal for signal input or signal output cannot be arranged below the pixel region.
- the solid-state imaging device 1 has a structure in which a plurality of semiconductor substrates on which transistor circuits are formed are stacked.
- the external terminal 14 that requires an input circuit or an output circuit in other words, the external terminal 14 for signal input or signal output can be disposed below the pixel region.
- the solid-state imaging device 1 includes (1) an external terminal 14, (2) a semiconductor region in which the input circuit unit 42 or the output circuit unit 47 connected to the external terminal 14 is formed, and (3) a photodiode that performs imaging. 11 and the semiconductor region in which the pixel transistor is formed, (4) the color filter 15 and the on-chip lens 16, and (5) the protective substrate 18 can be stacked in substantially the same region.
- the external size can be made smaller than that of the imaging device 800.
- the peripheral portion of the device is similarly applied to the power supply terminal and the ground terminal. Will be placed only. In this case, it is necessary to arrange a large number of power supply terminals and ground terminals in order to prevent IR drop and wiring delay.
- the solid-state imaging device 1 can arrange the through vias 88 in any region of the lower structure 12 inside the upper and lower substrate connection regions 314, a part of them is used for a power supply terminal and a ground terminal. Can be used. That is, the power supply terminal and the ground terminal can also be arranged in arbitrary regions. Thereby, the number of power supply terminals and ground terminals can be reduced as compared with the case where they are arranged only on the outer peripheral portion. Thereby, the circuit area as the solid-state imaging device 1 whole can be reduced.
- the solid-state imaging device 1 includes (1) an external terminal 14, (2) a semiconductor region in which an input circuit unit 42 or an output circuit unit 47 connected to the external terminal 14 is formed, and (3) a photodiode 51 and a pixel that perform imaging.
- the outer size can be reduced by the structure in which the semiconductor region in which the transistor is formed, (4) the color filter 15 and the on-chip lens 16, and (5) the protective substrate 18 are stacked in substantially the same region. It is.
- a solid-state imaging device having a smaller external size than a solid-state imaging device that does not have this structure is realized by a structure in which the above (1) to (5) are stacked in substantially the same region” of the present technology.
- These functions and operations are functions and operations that cannot be obtained by the configuration of the “solid-state imaging device having a semiconductor laminated structure without a protective substrate” shown in Comparative Example 1 and Comparative Example 2, and are shown in Comparative Example 3.
- this is a function and action that cannot be obtained even with the configuration of “a solid-state imaging device having only one layer of a semiconductor substrate on which a transistor circuit is formed”.
- FIG. 12 is a diagram illustrating another circuit arrangement configuration example of the solid-state imaging device 1 and a third circuit arrangement configuration example that is a modification of the first circuit arrangement configuration example.
- the input / output circuit section 49 is arranged separately for each external terminal 14.
- the image signal processing unit 26 surrounds each input / output circuit unit 49.
- the input / output circuit section 49 is arranged for each of the plurality of external terminals 14.
- the input / output circuit unit 49 of a certain external terminal 14 and the input / output circuit unit 49 of another external terminal 14 are arranged in contact with each other.
- the image signal processing unit 26 is not disposed between the two.
- a plurality of input / output circuit units 49 having the same power supply voltage are collectively 1
- the third circuit arrangement configuration example arranged as a mass of the input / output circuit area, the number of places where the wells having different power supply voltages are separated from each other is reduced, so that the outer size of the solid-state imaging device 1 is the same. Even in this case, there is a possibility that more circuits can be mounted on the image signal processing unit 26 in the lower structure 12, for example.
- a part of the input / output circuit unit 49 is not arranged below the pixel array unit 24 included in the upper structure 11, but the upper structure. 11 is disposed below the pixel peripheral circuit portion included in the pixel 11, for example, below the row driving unit 22 included in the upper structure 11 or outside the region where the image signal processing unit 26 included in the lower structure 12 is disposed. You may do it. Thereby, even if the external size of the solid-state imaging device 1 is the same, there is a possibility that more circuits can be mounted on, for example, the image signal processing unit 26 in the lower structure 12.
- FIG. 13 is a diagram showing another circuit arrangement configuration example of the solid-state imaging device 1 and a fourth circuit arrangement configuration example that is a modification of the first and third circuit arrangement configuration examples.
- FIG. 14 is a diagram showing a cross-sectional structure of the solid-state imaging device 1 taken along the line C-C ′ of FIG. For convenience, a part of FIG. 14 is described instead of a cross-sectional structure in another configuration example of the present technology described later.
- the input / output circuit unit 49 in other words, the input circuit unit 42 and the output circuit unit 47 are all included in the lower structure 12. It arrange
- FIG. The region in which the input / output circuit unit 49 is disposed may be below the row driving unit 22 and the column signal processing unit 25 (pixel peripheral circuit region 313) included in the upper structure 11, or may be the upper structure 11. May be located below the outer peripheral portion of the pixel array portion 24 included in the pixel array.
- the area where the input / output circuit unit 49 is disposed need not be disposed, for example, across the entire row direction of the column signal processing unit 25, and between the column signal processing unit 25 and the image signal processing unit 26. In addition, there may be a region where the input / output circuit unit 49 is not arranged.
- the area where the input / output circuit unit 49 is disposed does not need to be arranged seamlessly across the entire column direction of the row driving unit 22, and the input / output circuit is provided between the row driving unit 22 and the image signal processing unit 26. There may be a region where the circuit unit 49 is not disposed.
- the number of places where the wells having different power supply voltages are separated from each other is smaller than in the third circuit arrangement configuration example, and therefore the solid-state imaging device 1 has the same outer size.
- the solid-state imaging device 1 has the same outer size.
- the image signal processing unit 26 there is a possibility that more circuits can be mounted on the image signal processing unit 26, for example.
- FIG. 15 is a diagram showing another circuit arrangement configuration example of the solid-state imaging device 1 and a fifth circuit arrangement configuration example that is a modification of the first, third, and fourth circuit arrangement configuration examples.
- the input / output circuit unit 49 includes the column signal processing unit 25 and the image signal processing unit 26, and the row driving unit 22 and the image signal processing unit 26. There was an area that was not placed between.
- the input / output circuit unit 49 extends over the entire row direction of the column signal processing unit 25 and over the entire column direction of the row drive unit 22. They are arranged in rows. Thereby, there is a possibility that the area of the input / output circuit section 49 can be increased.
- the image signal processing unit 26 there is a possibility that more circuits can be installed.
- FIG. 16 is a diagram illustrating another circuit arrangement configuration example of the solid-state imaging device 1, and is a sixth circuit arrangement configuration example that is a modification of the first and third circuit arrangement configuration examples.
- the input / output circuit unit 49 is arranged in a region below the pixel array unit 24 of the upper structure 11 in the lower structure 12, and around it
- the image signal processing unit 26 is arranged.
- the image signal processing unit 26 of the lower structure 12 includes a plurality of (three in FIG. 16) circuit blocks divided by broken lines. Has been.
- the input / output circuit unit 49 is arranged at a block boundary of a circuit block included in the image signal processing unit 26 or a part serving as a boundary with the row driving unit 22. .
- a power supply line or a ground line for a circuit included in each circuit block may be arranged at a block boundary portion.
- the distance between the circuits at the block boundary portion may be arranged to be larger than the distance between the circuits inside the circuit block.
- the circuit layout design is more effective than when the input / output circuit section 49 is disposed inside the circuit block.
- the input / output circuit unit 49 can be arranged without reducing the degree of circuit integration.
- FIG. 17 is a diagram illustrating a seventh circuit arrangement configuration example as another circuit arrangement configuration example of the solid-state imaging device 1, which is a modification of the fifth circuit arrangement configuration example.
- the area of the row driving unit 22 arranged in the lower structure 12 is larger than the area of the row driving unit 22 arranged in the upper structure 11.
- the row driving unit 22 arranged in the lower structure 12 is arranged so as to extend in the inner direction of the apparatus than the row driving unit 22 arranged in the upper structure 11.
- the area of the column signal processing unit 25 arranged in the lower structure 12 is formed larger than the area of the column signal processing unit 25 arranged in the upper structure 11. Further, the column signal processing unit 25 arranged in the lower structure 12 is arranged so as to extend in the inner direction of the apparatus than the column signal processing unit 25 arranged in the upper structure 11. Yes.
- the seventh circuit arrangement configuration example has the same size as the pixel array unit 24 of the solid-state imaging device 1 as compared with the fifth circuit arrangement configuration example shown in FIG. There is a possibility that the outer size of 1 can be reduced.
- FIG. 18 is a diagram illustrating another circuit arrangement configuration example of the solid-state imaging device 1 and an eighth circuit arrangement configuration example that is a modification of the seventh circuit arrangement configuration example.
- the row drive unit 22 is also arranged in the upper structure 11, although the area is smaller than the row drive unit 22 arranged in the lower structure 12. It was. Similarly, the column signal processing unit 25 is arranged in the upper structure 11 even though the area is smaller than that of the column signal processing unit 25 arranged in the lower structure 12.
- the row driving unit 22 and the column signal processing unit 25 are arranged only in the lower structure 12.
- a signal output from the row driving unit 22 to the pixel array unit 24 is arranged in the lower structure 12 via the wiring connection unit 29 having the upper and lower wiring connection structure of the pixel peripheral circuit region 313 shown in FIG.
- the signal is transmitted from the row driving unit 22 to the pixel array unit 24 arranged in the upper structure 11.
- a signal input from the pixel array unit 24 to the column signal processing unit 25 is connected to the upper structure via the wiring connection unit 29 having the upper and lower wiring connection structure of the pixel peripheral circuit region 313 shown in FIG.
- the eighth circuit arrangement configuration example has a solid-state imaging device even if the size of the pixel array unit 24 of the solid-state imaging device 1 is the same. There is a possibility that the outer size of 1 can be reduced.
- the arrangement example of the row driving unit 22 and the column signal processing unit 25 shown in the eighth circuit arrangement configuration example can be applied to other configuration examples of the present technology.
- FIG. 19 is a diagram illustrating another circuit arrangement configuration example of the solid-state imaging device 1 and a ninth circuit arrangement configuration example that is a modification of the fifth circuit arrangement configuration example.
- the row driving unit 22 and the column signal processing unit 25 are all arranged in the upper structure 11.
- the region positioned below the row driving unit 22 and the column signal processing unit 25 arranged in the upper structure 11 is the same as the fifth circuit arrangement configuration example illustrated in FIG. 15.
- the image signal processing unit 26 is arranged extending in the outer circumferential direction.
- the input / output circuit unit 49 may be arranged in a region located below the row driving unit 22 and the column signal processing unit 25 arranged in the upper structure 11. Accordingly, compared with the fifth circuit arrangement configuration example illustrated in FIG. 15, the ninth circuit arrangement configuration example performs image signal processing even when the size of the pixel array unit 24 of the solid-state imaging device 1 is the same. There is a possibility that the area of the unit 26 can be increased and more circuits can be mounted on the image signal processing unit 26.
- the arrangement example of the row driving unit 22 and the column signal processing unit 25 shown in the ninth circuit arrangement configuration example can be applied to other configuration examples of the present technology.
- FIG. 20 is a diagram illustrating another circuit arrangement configuration example of the solid-state imaging device 1 and a tenth circuit arrangement configuration example that is a modification of the second circuit arrangement configuration example.
- FIG. 21 is a diagram showing a cross-sectional structure of the solid-state imaging device 1 taken along the line D-D ′ of FIG. For convenience, a part of FIG. 21 is described instead of a cross-sectional structure in another configuration example of the present technology to be described later.
- a pixel in which the upper structure 11 has an upper and lower wiring direct connection structure can be arranged inside the peripheral circuit region 313 and inside the pixel peripheral circuit region 313 included in the lower structure 12.
- the input / output circuit unit 49 in other words, the input circuit unit 42 and the output circuit unit 47 are all processed by the image signal processing of the lower structure 12.
- the portion 26 is disposed outside the region where the portion 26 is disposed.
- the region where the input / output circuit unit 49 is disposed may be below the row driving unit 22 and the column signal processing unit 25 included in the upper structure 11, or the pixel array unit included in the upper structure 11.
- the lower side of 24 may be sufficient.
- the area where the input / output circuit unit 49 is arranged need not be arranged in a continuous manner in the entire row direction of the column signal processing unit 25, for example, and the area between the column signal processing unit 25 and the image signal processing unit 26 is not necessary. There may be a region between which the input / output circuit unit 49 is not disposed.
- the area where the input / output circuit unit 49 is disposed does not need to be disposed without any break across the entire column direction of the row driving unit 22, and is not provided between the row driving unit 22 and the image signal processing unit 26. There may be a region where the output circuit unit 49 is not disposed. According to the tenth circuit arrangement configuration example, even if the outer size is the same as that of the solid-state imaging device 1 of the second circuit arrangement configuration example shown in FIG. There is a possibility that more circuits can be mounted.
- circuit arrangement example shown in the tenth circuit arrangement configuration example can be applied to other configuration examples of the present technology.
- FIG. 22 is a diagram illustrating another example of the circuit arrangement configuration of the solid-state imaging device 1 and illustrates an eleventh circuit arrangement configuration example that is a modification of the tenth circuit arrangement configuration example.
- a part of the row driving unit 22 and a part of the column signal processing unit 25 are arranged in both the upper structure 11 and the lower structure 12. It was.
- the lower structure 12 is a lower region of the row drive unit 22 arranged in the upper structure 11 and is located on the inner side of the apparatus than the row drive unit 22 arranged in the lower structure 12.
- the input / output circuit unit 49 is arranged in the region.
- a column signal processing unit 25 that is a region below the column signal processing unit 25 disposed in the upper structure 11 and is disposed in the lower structure 12.
- the input / output circuit section 49 is arranged in a region inside the apparatus.
- a part of the row driving unit 22 and a part of the column signal processing unit 25 are arranged in both the upper structure 11 and the lower structure 12.
- the lower structure 12 is a region on the lower side of the row drive unit 22 arranged in the upper structure 11 and is outside of the apparatus than the row drive unit 22 arranged in the lower structure 12.
- the input / output circuit section 49 is arranged in the region.
- a column signal processing unit 25 that is a region below the column signal processing unit 25 disposed in the upper structure 11 and is disposed in the lower structure 12.
- An input / output circuit section 49 is arranged in a region that is closer to the outside of the apparatus.
- the image signal processing unit 26 and the row driving unit 22 arranged in the lower structure 12 are arranged.
- the signal lines between them and the signal lines between the image signal processing unit 26 and the column signal processing unit 25 are easily arranged, or these signal lines can be arranged with high density.
- circuit arrangement example shown in the eleventh circuit arrangement configuration example can be applied to other configuration examples of the present technology.
- FIG. 23 is an enlarged cross-sectional view of the vicinity of the outer periphery of the solid-state imaging device 1 having a twin contact structure.
- a multilayer wiring layer 82 is formed on the upper side (upper structure 11 side) of a semiconductor substrate 81 made of, for example, silicon (Si).
- the multilayer wiring layer 82 forms the input / output circuit region 311, the signal processing circuit region 312 (not shown in FIG. 23), the pixel peripheral circuit region 313, and the like shown in FIG.
- the multilayer wiring layer 82 includes a plurality of wiring layers 83 including an uppermost wiring layer 83a closest to the upper structure 11, an intermediate wiring layer 83b, a lowermost wiring layer 83c closest to the semiconductor substrate 81, and the like.
- the interlayer insulating film 84 is formed between the wiring layers 83.
- the plurality of wiring layers 83 are formed by using, for example, copper (Cu), aluminum (Al), tungsten (W), etc., and the interlayer insulating film 84 is formed by, for example, a silicon oxide film, a silicon nitride film, or the like. .
- Each of the plurality of wiring layers 83 and the interlayer insulating film 84 may be formed of the same material in all layers, or two or more materials may be used depending on the layer.
- a silicon through hole 85 penetrating the semiconductor substrate 81 is formed at a predetermined position of the semiconductor substrate 81, and the connection conductor 87 is embedded in the inner wall of the silicon through hole 85 via an insulating film 86, thereby penetrating the silicon substrate 81.
- Vias (TSV: Through Silicon Via) 88 are formed.
- the insulating film 86 can be formed of, for example, a SiO2 film or a SiN film.
- the through via 88 has a reverse taper shape in which the plane area on the wiring layer 83 side is smaller than that on the external terminal 14 side.
- a non-tapered shape having substantially the same area on the external terminal 14 side and the wiring layer 83 side may be used.
- connection conductor 87 of the through via 88 is connected to a rewiring 90 formed on the lower surface side of the semiconductor substrate 81, and the rewiring 90 is connected to the external terminal 14.
- the connection conductor 87 and the rewiring 90 can be made of, for example, copper (Cu), tungsten (W), titanium (Ti), tantalum (Ta), titanium tungsten alloy (TiW), polysilicon, or the like.
- solder mask (solder resist) 91 is formed on the lower surface side of the semiconductor substrate 81 so as to cover the rewiring 90 and the insulating film 86 except for the region where the external terminals 14 are formed.
- a multilayer wiring layer 102 is formed in the upper structure 11 on the lower side (lower structure 12 side) of the semiconductor substrate 101 made of, for example, silicon (Si).
- the multilayer wiring layer 102 forms the circuit of the pixel 31 shown in FIG.
- the multilayer wiring layer 102 includes a plurality of wiring layers 103 including an uppermost wiring layer 103a closest to the semiconductor substrate 101, an intermediate wiring layer 103b, and a lowermost wiring layer 103c closest to the lower structure 12. And an interlayer insulating film 104 formed between the wiring layers 103.
- the same materials as those for the wiring layer 83 and the interlayer insulating film 84 described above can be used as the materials used for the plurality of wiring layers 103 and the interlayer insulating film 104.
- the plurality of wiring layers 103 and the interlayer insulating film 104 may be formed using one or more materials.
- the multilayer wiring layer 102 of the upper structure 11 is composed of five wiring layers 103
- the multilayer wiring layer 82 of the lower structure 12 is composed of four wiring layers 83.
- the total number of wiring layers is not limited to this, and can be formed with an arbitrary number of layers.
- a photodiode 51 formed by PN junction is formed for each pixel 31 in the semiconductor substrate 101.
- the multilayer wiring layer 102 and the semiconductor substrate 101 are formed with a plurality of pixel transistors such as a transfer transistor 52 and an amplification transistor 55, an FD 53, and the like.
- the chip through electrode 105 and the silicon through electrode 109 are connected by a connection wiring 106 formed on the upper surface of the semiconductor substrate 101.
- An insulating film 107 is formed between each of the silicon through electrode 109 and the chip through electrode 105 and the semiconductor substrate 101.
- a planarization film 108 is formed between the photodiode 51 and the color filter 15 of the semiconductor substrate 101, and a planarization film 110 is also formed between the on-chip lens 16 and the glass seal resin 17.
- the laminated structure 13 of the solid-state imaging device 1 shown in FIG. 1 is a laminated structure in which the multilayer wiring layer 82 side of the lower structure 12 and the multilayer wiring layer 102 side of the upper structure 11 are bonded together. It has a structure.
- the bonding surface of the multilayer wiring layer 82 of the lower structure 12 and the multilayer wiring layer 102 of the upper structure 11 is indicated by a one-dot chain line.
- the wiring layer 103 of the upper structure 11 and the wiring layer 83 of the lower structure 12 are connected by two through electrodes of the silicon through electrode 109 and the chip through electrode 105. Then, the wiring layer 83 of the lower structure 12 and the external terminal (back electrode) 14 are connected by the through via 88 and the rewiring 90. As a result, the pixel signal generated by the pixel 31 of the upper structure 11 is transmitted to the lower structure 12, subjected to signal processing by the lower structure 12, and output from the external terminal 14 to the outside of the apparatus. Is done.
- the lower structure 12 and the upper structure 11 in a wafer state are manufactured separately.
- a multilayer wiring layer 82 serving as a part of the input / output circuit unit 49, the row driving unit 22, or the column signal processing unit 25 is formed in each chip unit region of a silicon substrate (silicon wafer) 81. Is formed.
- the semiconductor substrate 81 at this point is in a state before being thinned, and has a thickness of about 600 ⁇ m, for example.
- the photodiode 51 of each pixel 31 and the source / drain region of the pixel transistor are formed in a region to be each chip portion of the silicon substrate (silicon wafer) 101.
- a multilayer wiring layer 102 constituting the row drive signal line 32, the vertical signal line 33, and the like is formed on one surface of the semiconductor substrate 101.
- the semiconductor substrate 101 at this time is also in a state before being thinned, and has a thickness of about 600 ⁇ m, for example.
- the bonding includes, for example, plasma bonding and bonding using an adhesive.
- the bonding is performed by plasma bonding.
- a film such as a plasma TEOS film, a plasma SiN film, a SiON film (block film), or a SiC film is formed on the bonding surface of the upper structure 11 and the lower structure 12 to form a bonding surface. Both are joined by performing plasma processing and superposition, and then annealing.
- a silicon through electrode 109 and a chip through electrode 105 are formed in a region to be the upper and lower wiring connection region 314 using a damascene method or the like.
- a connection wiring 106 for connecting them is formed.
- the color filter 15 and the on-chip lens 16 are formed above the photodiode 51 of each pixel 31 via the planarization film 108.
- the entire surface of the laminated structure 13 in which the upper structure 11 and the lower structure 12 are bonded to each other on which the on-chip lens 16 is formed is interposed via the planarization film 110.
- Glass seal resin 17 is applied, and as shown in FIG. 29, the glass protective substrate 18 is connected in a cavityless structure.
- the semiconductor substrate 81 of the lower structure 12 has a thickness that does not affect the device characteristics, for example, about 30 to 100 ⁇ m. Thinned.
- an insulating film (isolation film) 86 is formed on the entire upper surface of the semiconductor substrate 81 including the opening 222 by, for example, a plasma CVD method.
- the insulating film 86 can be, for example, a SiO2 film or a SiN film.
- the insulating film 86 on the bottom surface of the opening 222 is removed using an etch-back method, and the wiring layer 83c closest to the semiconductor substrate 81 is exposed.
- a barrier metal film (not shown) and a Cu seed layer 231 are formed by sputtering.
- the barrier metal film is a film for preventing the diffusion of the connection conductor 87 (Cu) shown in FIG. 35, and the Cu seed layer 231 becomes an electrode when the connection conductor 87 is embedded by an electrolytic plating method.
- tantalum (Ta), titanium (Ti), tungsten (W), zirconium (Zr), a nitride film thereof, a carbide film, or the like can be used.
- titanium is used as the barrier metal film.
- the barrier metal film (not shown) and the Cu seed layer 231 under the resist pattern 241 are removed by wet etching.
- solder mask 91 is removed only in the region where the external terminals 14 are mounted, thereby forming the solder mask opening 242. .
- the external terminal 14 is formed in the solder mask opening 242 by a solder ball mounting method or the like.
- the upper structure 11 (first semiconductor substrate) on which the photodiode 51 that performs photoelectric conversion, the pixel transistor circuit, and the like are formed, and the pixel 31 are output.
- the lower structure 12 (second semiconductor substrate) formed so that the input / output circuit unit 49 for outputting the pixel signal to the outside of the solid-state imaging device 1 is located below the pixel array unit 24 is wired
- the layers are pasted so that the layers face each other.
- a through via 88 that penetrates the lower structure 12 is formed, and an external terminal 14 that is electrically connected to the outside of the solid-state imaging device 1 through the input / output circuit unit 49 and the through via 88 is formed.
- the solid-state imaging device 1 shown in FIG. 5 can be manufactured.
- the through vias 88 are formed using the glass protective substrate 18 as a support substrate. Therefore, the through vias 88 have a shape dug from the external terminal 14 side to the wiring layer 83 (circuit) side. Become.
- the lower structure 12 and the upper structure 11 in the wafer state are separately manufactured in the same manner as in the manufacturing method when the twin contact structure is adopted as the upper and lower wiring connection structure.
- the upper structure 11 in the upper and lower wiring connection regions 314 further outside the pixel array section 24 is closest to the lower structure 12.
- a wiring layer 103x for directly connecting to the wiring layer 83x of the lower structure 12 is formed further on the lower structure 12 side than the lower wiring layer 103c.
- the wiring layer 103 x of the upper structure 11 is further closer to the upper structure 11 than the uppermost wiring layer 83 a closest to the upper structure 11.
- a wiring layer 83x for direct connection is formed.
- the lower structure 12 is bonded so that the multilayer wiring layer 82 side of the lower structure 12 and the multilayer wiring layer 102 side of the upper structure 11 face each other, and then the semiconductor substrate of the upper structure 11 101 is thinned.
- the wiring layer 83x of the lower structure 12 and the wiring layer 103x of the upper structure 11 are connected by a metal bond (Cu—Cu bonding).
- the color filter 15 and the on-chip lens 16 are formed above the photodiode 51 of each pixel 31 through the planarization film 108.
- the glass seal resin 17 is applied to the entire surface of the bonded lower structure 12 and upper structure 11 on which the on-chip lens 16 is formed via the planarizing film 110. Then, the glass protective substrate 18 is connected with a cavityless structure.
- the wiring layers of the upper structure 11 are separated from the wiring layers 83a to 83c that are part of the input / output circuit section 49, the row driving section 22, or the column signal processing section 25.
- a wiring layer 83x for directly connecting to the lower structure body 12 is formed, and the upper structure body 11 is directly connected to the wiring layer 83 of the lower structure body 12 separately from the wiring layers 103a to 103c serving as drive wirings for the pixel transistors.
- the uppermost wiring layer 83a of the lower structure 12 and the lowermost wiring layer 103c of the upper structure 11 are, of course, connected by metal bonding (Cu-Cu bonding). May be.
- FIG. 44A is a cross-sectional view of the vicinity of the outer periphery of the solid-state imaging device 1 according to the further modification example 1
- FIG. 44B is a plan view on the external terminal 14 side of the solid-state imaging device 1 according to the further modification example 1.
- the external terminal 14 is formed immediately above the through via 88 so as to overlap the position of the through via 88 in a planar position.
- an area for forming the rewiring 90 on the back surface side of the solid-state imaging device 1 is not necessary, and an insufficient area for forming the input / output unit 21 can be solved.
- FIG. 45 is a cross-sectional view of the solid-state imaging device 1 according to a second modification.
- a state before solidifying the solid-state imaging device 1 by using a general needle stand type semiconductor device measuring machine in other words, a plurality of solid-state imaging devices 1 are formed on the wafer.
- the solid-state imaging device 1 includes a conductive pad 411 for raising a measurement needle.
- the conductive pad 411 for measuring the needle stand is a region outside the pixel array unit 24, for example, a pixel peripheral circuit region 313 in which the row driving unit 22 and the column signal processing unit 25 are formed. It is formed on the upper side.
- the conductive pad 411 is connected to a predetermined wiring layer 103 of the upper structure 11 by a silicon through electrode 412.
- the conductive pad 411 for measuring the needle stand is formed before the protective substrate 18 is disposed on the surface of the solid-state imaging device 1. Accordingly, it is possible to measure the operation of the solid-state imaging device 1 in a state where the plurality of solid-state imaging devices 1 are formed on the wafer before the protective substrate 18 is fixed.
- the needle pad measurement conductive pad 411 may be formed by a part of the multilayer wiring layer 102 included in the upper structure 11.
- the conductive pad 411 for measuring the needle stand is generally an optical black pixel region or simply an optical black region (non-optical black region) for acquiring a reference level signal, in other words, a black level signal, included in the solid-state imaging device 1. It may be formed on the upper side of a region called “shown”.
- a plurality of solid-state imaging devices 1 before forming the protective substrate 18 are formed. Can be measured using a needle-standing type semiconductor device measuring device in a state where is formed on the wafer.
- FIG. 46 is a cross-sectional view of the solid-state imaging device 1 according to the third modification.
- the solid-state imaging device 1 according to the third modification example is also in a state before the solid-state imaging device 1 is separated into pieces using, for example, a general needle stand type semiconductor device measuring machine, in other words, a plurality of solid-state imaging devices.
- a conductive pad 421 for raising a measuring needle is provided.
- the conductive pad 421 for needle stand measurement is formed on a scribe line (dicing line) between the solid-state imaging devices 1 as shown in FIG.
- the conductive pad 421 for measuring the needle stand is formed before the protective substrate 18 is disposed on the surface of the solid-state imaging device 1. Accordingly, it is possible to measure the operation of the solid-state imaging device 1 in a state where the plurality of solid-state imaging devices 1 are formed on the wafer before the protective substrate 18 is fixed.
- the needle pad measurement conductive pad 421 may be formed as a part of the multilayer wiring layer 102 included in the upper structure 11 or may be formed as a part of the multilayer wiring layer 82 included in the lower structure 12. Alternatively, it may be formed of the same layer as a part of the conductive layer used in the upper and lower wiring connection structure.
- the needle pad measurement conductive pad 421 may be connected to the inside of the solid-state imaging device 1 through a part of the multilayer wiring layer 102 included in the upper structure 11, or the lower structure 12 may be It may be connected to the inside of the solid-state imaging device 1 through a part of the multilayer wiring layer 82 provided.
- a plurality of solid-state imaging devices 1 before forming the protective substrate 18 are formed by forming the conductive pads 421 for measuring the needle stand on the solid-state imaging device 1 before fixing the protective substrate 18 of the solid-state imaging device 1. Can be measured using a needle-standing type semiconductor device measuring device in a state where is formed on the wafer.
- FIG. 47 is a cross-sectional view of the solid-state imaging device 1 according to a fourth modification.
- the solid-state imaging device 1 according to the fourth modification is also provided with a measuring needle for the purpose of measuring the operation of the solid-state imaging device 1 in a state where a plurality of solid-state imaging devices 1 are formed on the wafer.
- a conductive pad 422 for standing is provided.
- the conductive pad 422 for measuring the needle stand is formed on the lower side of the lower structure 12 in a state where a plurality of solid-state imaging devices 1 are formed on the wafer.
- the conductive pad 422 for measuring the needle stand may be formed by the rewiring 90 provided in the lower structure 12, for example.
- the operation of the solid-state imaging device 1 can be measured by disposing the conductive pad 422 for the upper side.
- the operation of the solid-state imaging device 1 may be measured using a device that makes light incident from below the solid-state imaging device 1.
- the stacked structure 13 of the solid-state imaging device 1 is configured by two layers of the lower structure 12 and the upper structure 11, but may be configured by a structure of three or more layers. .
- FIG. 48 shows a configuration in the case where the pixel array unit 24 has a pixel sharing structure.
- the photodiode (PD) 51 and the transfer transistor 52 are provided for each pixel 31, but the FD 53, the amplification transistor 55, the reset transistor 54, and the selection transistor 56 are shared by a plurality of pixels.
- FIG. 48 a structure in which the FD 53, the amplification transistor 55, the reset transistor 54, and the selection transistor 56 are shared by four pixels (2 ⁇ 2) in the row direction and two in the column direction is shown as the sharing unit 520. Has been.
- One transfer transistor drive signal line 521 extending in the row direction is connected to each gate electrode of the four transfer transistors 52.
- Four transfer transistor drive signal lines 521 connected to the gate electrodes of the four transfer transistors 52 and extending in the row direction are arranged in parallel in the column direction.
- the FD 53 is connected to the gate electrode of the amplification transistor 55 and the diffusion layer of the reset transistor 54 via a wiring (not shown).
- One reset transistor drive signal line 522 extending in the row direction is connected to the gate electrode of the reset transistor 54.
- a selection transistor drive signal line 523 extending in the row direction is connected to the gate electrode of the selection transistor 56.
- the selection transistor 56 may be omitted.
- a plurality of pixels 31 are connected to the vertical signal lines 33 extending in the column direction for each pixel. Then, each of the plurality of vertical signal lines 33 is connected to the column signal processing unit 25 disposed ahead of the vertical signal line 33, and the column signal processing unit 25 performs noise processing and AD conversion processing.
- the solid-state imaging device 1 using the three-layer stacked structure 13 illustrated in FIG. 48 includes the area signal processing unit 531 in the third structure 511 between the lower structure 12 and the upper structure 11. .
- the area signal processing unit 531 includes a read signal processing unit 532 having a noise processing unit and an ADC, and a data holding unit 533 for holding digital data after AD conversion.
- the data holding unit 533 uses a 64-bit latch or shift to hold these data.
- Data holding means such as a register is provided.
- the area signal processing unit 531 further includes an output signal wiring 537 for outputting the data held in the data holding unit 533 to the outside of the area signal processing unit 531.
- the output signal wiring may be, for example, a 64-bit signal line that outputs 64-bit data held in the data holding unit 533 in parallel, or for four pixels held in the data holding unit 533. It may be a 16-bit signal line for outputting data for each pixel, or an 8-bit signal line that is half the data for one pixel, or a 32-bit data that is data for two pixels. It may be a signal line. Alternatively, it may be a 1-bit signal line for reading out data held in the data holding unit 533 bit by bit.
- the third structure 511 includes an area signal processing unit array 534 in which a plurality of area signal processing units 531 are arranged in the row direction and the column direction, respectively.
- the third structure 511 includes a row address control unit 535 that reads data from the data holding unit 533 provided in each area signal processing unit 531 arranged in a plurality in the row direction and the column direction.
- the row address control unit 535 determines the reading position in the row direction as in a general semiconductor memory device.
- the area signal processing units 531 arranged in the row direction of the area signal processing unit array 534 are connected to a control signal line extending from the row address control unit 535 in the row direction, and are controlled by the row address control unit 535 of the area signal processing unit 531. Operation is controlled.
- the area signal processing units 531 arranged in the column direction of the area signal processing unit array 534 are connected to a column readout signal line 537 extending in the column direction, and the column readout signal line is arranged in a column arranged at the end of the area signal processing unit array 534.
- the read unit 536 is connected.
- the data held in the data holding unit 533 of each area signal processing unit 531 of the area signal processing unit array 534 is simultaneously read out from the data holding units 533 of all the area signal processing units 531 arranged in the row direction.
- the data may be read out to the unit 536, or only the data of the specific area signal processing unit 531 specified from the column reading unit 536 may be read out.
- the column readout unit 536 is connected to wiring for outputting the data read out from the area signal processing unit 531 to the outside of the third structure 511.
- the lower structure 12 is connected to a wiring from the column reading unit 536 of the third structure 511 and includes a reading unit 541 for receiving data output from the column reading unit 536.
- the lower structure 12 includes an image signal processing unit 26 for performing image signal processing on data received from the third structure 511.
- the lower structure 12 includes an input / output unit 21 for outputting data received from the third structure 511 via the image signal processing unit 26 or not.
- the input / output unit 21 transmits not only the output circuit unit 47 but also, for example, timing signals used in the pixel array unit 24 and characteristic data used in the image signal processing unit 26 from the outside of the solid-state imaging device 1 into the device.
- An input circuit unit 42 for inputting may be provided.
- each shared unit 520 formed in the upper structure 11 is connected to the area signal processing unit 531 of the third structure 511 arranged immediately below the shared unit 520.
- the wiring connection between the upper structure 11 and the third structure 511 can be connected by, for example, a Cu—Cu direct bonding structure shown in FIG.
- the column readout unit 536 outside the area signal processing unit array 534 formed in the third structure 511 is a lower structure arranged immediately below the column readout unit 536.
- the reading unit 541 of the body 12 is connected.
- the wiring connection between the third structure 511 and the lower structure 12 can be made by, for example, the Cu—Cu direct bonding structure shown in FIG. 8 or the twin contact structure shown in FIG. .
- the pixel signal of each shared unit 520 formed in the upper structure 11 is output to the corresponding area signal processing unit 531 of the third structure 511.
- the data held in the data holding unit 533 of the area signal processing unit 531 is output from the column reading unit 536 and supplied to the reading unit 541 of the lower structure 12.
- the image signal processing unit 26 performs various signal processing (for example, tone curve correction processing) on the data, and outputs the data from the input / output unit 21 to the outside of the apparatus.
- the input / output unit 21 formed in the lower structure 12 may be disposed below the row address control unit 535 of the third structure 511. .
- the input / output unit 21 formed in the lower structure 12 may be disposed below the area signal processing unit 531 of the third structure 511. good.
- the input / output unit 21 formed in the lower structure 12 may be disposed below the pixel array unit 24 of the upper structure 11.
- the present technology is not limited to application to a solid-state imaging device. That is, the present disclosure relates to an image capturing unit (photoelectric conversion unit) such as an imaging device such as a digital still camera or a video camera, a portable terminal device having an imaging function, a copying machine using a solid-state imaging device as an image reading unit.
- the present invention can be applied to all electronic devices using a solid-state imaging device.
- the solid-state imaging device may have a form formed as a single chip, or may have a modular form having an imaging function in which an imaging unit and a signal processing unit or an optical system are packaged together.
- FIG. 50 is a block diagram illustrating a configuration example of an imaging apparatus as an electronic apparatus to which the present technology is applied.
- An imaging apparatus 900 in FIG. 50 includes an optical unit 901 including a lens group, a solid-state imaging apparatus (imaging device) 902 in which the configuration of the solid-state imaging apparatus 1 in FIG. 1 is adopted, and a DSP (Digital Signal) that is a camera signal processing circuit. Processor) circuit 903 is provided.
- the imaging apparatus 900 also includes a frame memory 904, a display unit 905, a recording unit 906, an operation unit 907, and a power supply unit 908.
- the DSP circuit 903, the frame memory 904, the display unit 905, the recording unit 906, the operation unit 907, and the power supply unit 908 are connected to each other via a bus line 909.
- the optical unit 901 takes in incident light (image light) from a subject and forms an image on the imaging surface of the solid-state imaging device 902.
- the solid-state imaging device 902 converts the amount of incident light imaged on the imaging surface by the optical unit 901 into an electrical signal in units of pixels and outputs it as a pixel signal.
- a conductive pad for raising a measuring needle is provided on the outer peripheral portion.
- the input / output circuit unit 49 is disposed below the pixel array unit 24 of the upper structure 11 or below the pixel peripheral circuit region 313 of the upper structure 11, thereby reducing the size of the solid-state imaging device.
- An apparatus can be used.
- the display unit 905 includes, for example, a panel type display device such as a liquid crystal panel or an organic EL (Electro Luminescence) panel, and displays a moving image or a still image captured by the solid-state imaging device 902.
- the recording unit 906 records a moving image or a still image captured by the solid-state imaging device 902 on a recording medium such as a hard disk or a semiconductor memory.
- the operation unit 907 issues operation commands for various functions of the imaging apparatus 900 under the operation of the user.
- the power supply unit 908 appropriately supplies various power sources serving as operation power sources for the DSP circuit 903, the frame memory 904, the display unit 905, the recording unit 906, and the operation unit 907 to these supply targets.
- the package size of the semiconductor package can be reduced by using the solid-state imaging device 1 according to each of the above-described embodiments as the solid-state imaging device 902. Accordingly, it is possible to reduce the size of the imaging apparatus 900 such as a video camera, a digital still camera, and a camera module for mobile devices such as a mobile phone.
- the imaging apparatus 900 such as a video camera, a digital still camera, and a camera module for mobile devices such as a mobile phone.
- FIG. 51 is a diagram illustrating a usage example in which the solid-state imaging device 1 described above is used.
- the CMOS image sensor as the solid-state imaging device 1 can be used in various cases for sensing light such as visible light, infrared light, ultraviolet light, and X-ray as follows.
- Devices for taking images for viewing such as digital cameras and mobile devices with camera functions
- Devices used for traffic such as in-vehicle sensors that capture the back, surroundings, and interiors of vehicles, surveillance cameras that monitor traveling vehicles and roads, and ranging sensors that measure distances between vehicles, etc.
- Equipment used for home appliances such as TVs, refrigerators, air conditioners, etc. to take pictures and operate the equipment according to the gestures
- Equipment used for medical and health care ⁇
- Security equipment such as security surveillance cameras and personal authentication cameras
- Skin measuring instrument for photographing skin and scalp photography Such as a microscope to do beauty Equipment used for sports such as action cameras and wearable cameras for sports applications etc.
- Equipment used for agriculture such as cameras for monitoring the condition of fields and crops
- the solid-state imaging device 1 can be applied to both a device that uses electrons as a signal charge and a device that uses holes as a signal charge.
- the present disclosure is not limited to application to a solid-state imaging device that detects the distribution of the amount of incident light of visible light and captures it as an image.
- solid-state imaging devices such as fingerprint detection sensors that detect the distribution of other physical quantities, such as pressure and capacitance, and take images as images. is there.
- present disclosure is applicable not only to solid-state imaging devices but also to general semiconductor devices having other semiconductor integrated circuits.
- this indication can also take the following structures.
- a first structure in which a pixel array unit in which pixels for photoelectric conversion are two-dimensionally arranged is formed; A glass substrate located above the first structure, An input circuit unit for inputting a predetermined signal from the outside of the device, an output circuit unit for outputting the pixel signal output from the pixel to the outside of the device, and a signal processing circuit are formed.
- the second structure located below is It is made up of layers, The output circuit unit, a first through via that is connected to the output circuit unit and penetrates a semiconductor substrate that forms part of the second structure, and the output circuit unit via the first through via
- An output unit including an external terminal for signal output connected to the outside of the The input circuit unit, a second through via connected to the input circuit unit and penetrating the semiconductor substrate, and an external terminal for signal input connecting the input circuit unit to the outside of the device through the second through via
- an input unit including A solid-state imaging device disposed below the pixel array portion of the first structure.
- the structure and the structure are laminated,
- the output circuit unit, a first through via that penetrates a semiconductor substrate that forms part of the second structure, and an external terminal for signal output that connects to the outside of the device are the pixels of the first structure.
- the output circuit unit is connected to the signal output external terminal via the first through via.
- At least a part of a drive unit that drives the pixel is formed as a pixel peripheral circuit region around the pixel array unit, A part of the plurality of output circuit portions is also disposed below the pixel peripheral circuit region of the first structure, and is connected to the signal output external terminal via the first through via.
- the external terminal for signal output is a solder ball.
- the solid-state imaging device according to (4), wherein the solder ball is formed at a planar position overlapping the first through via.
- (6) The solid-state imaging device according to (4), wherein the solder ball is electrically connected to the first through via via rewiring.
- the second structure is also formed with an input circuit section for inputting a predetermined signal from the outside of the device,
- the input circuit unit is disposed below the pixel array unit of the first structure, and is connected to the outside of the device through a second through via that penetrates a semiconductor substrate that forms a part of the second structure.
- the solid-state imaging device according to any one of (2) to (10), wherein the solid-state imaging device is connected to an external terminal for signal input to be connected.
- At least a part of a drive unit that drives the pixel is formed as a pixel peripheral circuit region around the pixel array unit, A part of the plurality of input circuit portions is also disposed below the pixel peripheral circuit region of the first structure, and is connected to the signal input external terminal via the second through via.
- (13) The solid state imaging device according to any one of (2) to (12), wherein a signal processing circuit region is also formed in the second structure.
- the solid-state imaging device according to any one of (2) to (13), wherein the first structure and the second structure are electrically connected by a share contact structure.
- the solid-state imaging device according to any one of (2) to (13), wherein the first structure body and the second structure body are electrically connected by Cu-Cu bonding.
- a protective substrate that protects the on-chip lens is disposed on the on-chip lens in the pixel array portion of the first structure.
- the structure includes a three-layer stacked structure including a third structure in which a data holding unit is formed. Any one of (2) to (17) The solid-state imaging device described in 1.
- the second structure formed so as to be below is bonded so that the wiring layers face each other, Forming a through via penetrating a semiconductor substrate constituting a part of the second structure; A signal output external terminal that is electrically connected to the output circuit portion through the through via and connected to the outside of the device is formed at a position below the pixel array portion of the first structure. Manufacturing method of imaging apparatus.
- the structure and the structure are laminated,
- the output circuit unit, a through via that penetrates a semiconductor substrate that forms part of the second structure, and a signal output external terminal that is connected to the outside of the device are the pixel array unit of the first structure.
- the electronic device including the solid-state imaging device, wherein the output circuit unit is connected to the signal output external terminal through the through via.
- 1 solid-state imaging device 11 first structure (upper structure), 12 second structure (lower structure), 13 stacked structure, 14 external terminal (signal input / output terminal), 15 color filter, 16 on-chip Lens, 17 glass seal resin, 18 protective substrate, 21 input / output unit, 22 row drive unit, 24 pixel array unit, 25 column signal processing unit, 26 image signal processing unit, 31 pixel, 41 input terminal, 42 input circuit unit, 47 output circuit section, 48 output terminals, 49 input / output circuit section, 51 photodiode, 81 semiconductor substrate, 88 through electrode via, 90 rewiring, 101 semiconductor substrate, 105 chip through electrode, 106 connection wiring, 109 silicon through electrode , 311 I / O circuit area, 3 2 signal processing circuit area, 313 pixel peripheral circuit area, 314 upper and lower substrate connection area, 321 I / O circuit, 511 third structure, 351 memory substrate, 352 memory circuit, 400 imaging device, 402 solid-state imaging device, 531 area signal Processing unit, 533 data holding unit, 900 imaging device, 902 solid-
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Electromagnetism (AREA)
- Signal Processing (AREA)
- Multimedia (AREA)
- Manufacturing & Machinery (AREA)
- Solid State Image Pick-Up Elements (AREA)
- Transforming Light Signals Into Electric Signals (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
Abstract
Description
1.固体撮像装置の概略の構造
2.固体撮像装置のシステム構成
3.画素の回路配置構成例
4.入力回路部と出力回路部の構成例
5.固体撮像装置の回路配置構成例
6.固体撮像装置の断面構造
7.他の上下配線接続構造を用いた場合の固体撮像装置の回路配置
8.他の固体撮像装置との比較例
9.固体撮像装置の他の回路配置構成例
10.固体撮像装置の詳細構造
11.製造方法
12.さらなる変形例
13.3層の積層構造体の例
14.電子機器への適用例
15.イメージセンサの使用例
図1は、本技術を採用した半導体装置としての固体撮像装置の概略の構造を示している。
図2は、固体撮像装置1のシステム構成例を示すブロック図である。
図3は、本実施形態に係る固体撮像装置1の画素31の回路配置構成例を示している。
図4は、本実施形態に係る固体撮像装置1の入力部21Aに備わる入力回路部42と、出力部21Bに備わる出力回路部47の回路配置構成例を示している。
(1) 固体撮像装置1の入力端子41から入力回路部42へ入力されるデータと、入力回路部42から固体撮像装置1の内部回路へと出力されるデータとにおいて、論理が同じ、もしくは反転するだけの回路である、言い換えれば、信号列におけるデータの並びを変えない回路である、さらに言い換えれば、信号列において論理の”1”と”0”若しくは”Hi”と”Low”が切替わる位置を変えない回路である。
(2) 固体撮像装置1の入力端子41に入力された信号の電圧振幅を、入力回路部42の後段に配置された回路、言い換えれば固体撮像装置1においてより内部となる回路が受け取るに好ましい電圧振幅へと変換する回路である。この回路は、回路に入力されたデータを、電圧振幅が小さくなる方向へ変換する場合がある。
(2)’ または、入力回路部42に入力された信号(例えばLVDSの小振幅差動信号)を、入力回路部42の後段に配置された回路、言い換えれば固体撮像装置1においてより内部となる回路が受け取るに好ましいフォーマットもしくは電圧振幅(例えばシングルエンドでフルスイングするデジタル信号)へと変換して出力する回路である。この回路は、回路に入力されたデータを、電圧振幅が大きくなる方向へ変換する場合がある。
(3) さらに、入力回路部42へ過大なノイズが入力され場合に、このノイズを入力回路部42の後段に配置された回路、言い換えれば固体撮像装置1においてより内部となる回路へ伝播させずに遮断する保護回路を備える場合もある。
(1) 固体撮像装置1の内部回路から出力回路部47へ入力されるデータと、出力回路部47から固体撮像装置1の出力端子48を介して固体撮像装置1の外部へと出力されるデータとにおいて、論理が同じ、もしくは反転するだけの回路である、言い換えれば、信号列におけるデータの並びを変えない回路である、さらに言い換えれば、信号列において論理の”1”と”0”若しくは”Hi”と”Low”が切替わる位置を変えない回路である。
(2) 固体撮像装置1の出力端子48と固体撮像装置1に接続される外部素子との間の信号線を、駆動する電流能力を大きくする回路である。若しくは、信号線の電圧振幅を大きくする回路である。この回路は、回路に入力されたデータを、電圧振幅が大きくなる方向へ変換する場合がある。
(2)’ または、固体撮像装置1の内部の回路から出力回路部47に入力された信号(シングルエンドでフルスイングするデジタル信号)を、出力端子48に接続された外部素子が信号を受け取るに好ましいフォーマットもしくは電圧振幅(例えばLVDSの小振幅差動信号)へと変換して出力する回路である。この回路は、回路に入力されたデータを、電圧振幅が小さくなる方向へ変換する場合がある。
次に、本実施形態に係る固体撮像装置1の回路の配置、すなわち、図2に示した固体撮像装置1の各ブロックを、上側構造体11と下側構造体12とにどのように分けて搭載するかを説明する。
本実施形態に係る固体撮像装置1の断面構造と回路配置を、図6を参照してさらに説明する。
図6は、図5のA-A’線における固体撮像装置1に係る断面構造を示す図である。なお、便宜上、図6の一部は、この後説明する本技術の他の構成例における断面構造へと替えて記載してある。
他の上下配線接続構造を用いた場合の、固体撮像装置1の回路の配置と断面構造を、図7と図8を参照して説明する。
図7は、固体撮像装置1の第2の回路配置構成例を示す図である。
<比較例1>
他の固体撮像装置の構造と比較して、固体撮像装置1の構造の特徴について説明する。
図10は、比較例2として、特開2010-50149号公報(比較構造開示文献2)に開示された、固体撮像装置の最終形状における断面を表す図である。
図11は、比較例3として、特開2011-9645号公報(比較構造開示文献3)に開示された、固体撮像装置の最終形状における断面を表す図である。
固体撮像装置1は、(1)外部端子14と、(2)外部端子14に接続する入力回路部42もしくは出力回路部47を形成した半導体領域と、(3)撮像を行うフォトダイオード51および画素トランジスタを形成した半導体領域と、(4)カラーフィルタ15およびオンチップレンズ16と、(5)保護基板18と、を略同一となる領域に積層した構造によって、外形サイズを小さくすることができるものである。
<第3の回路配置構成例>
図12は、固体撮像装置1の他の回路配置構成例であって、第1の回路配置構成例の変形となる第3の回路配置構成例を示す図である。
図13は、固体撮像装置1の他の回路配置構成例であって、第1及び第3の回路配置構成例の変形となる第4の回路配置構成例を示す図である。
図15は、固体撮像装置1の他の回路配置構成例であって、第1、第3、及び第4の回路配置構成例の変形となる第5の回路配置構成例を示す図である。
図16は、固体撮像装置1の他の回路配置構成例であって、第1及び第3の回路配置構成例の変形となる第6の回路配置構成例を示す図である。
図17は、固体撮像装置1の他の回路配置構成例であって、第5の回路配置構成例の変形となる第7の回路配置構成例を示す図である。
図18は、固体撮像装置1の他の回路配置構成例であって、第7の回路配置構成例の変形となる第8の回路配置構成例を示す図である。
図19は、固体撮像装置1の他の回路配置構成例であって、第5の回路配置構成例の変形となる第9の回路配置構成例を示す図である。
図20は、固体撮像装置1の他の回路配置構成例であって、第2の回路配置構成例の変形となる第10の回路配置構成例を示す図である。
図22は、固体撮像装置1の他の回路配置構成例であって、第10の回路配置構成例の変形となる第11の回路配置構成例を示す図である。
次に、図23を参照して、固体撮像装置1の詳細構造について説明する。図23は、ツインコンタクト構造を備えた固体撮像装置1の外周付近を拡大して示した断面図である。
<ツインコンタクト構造の場合の製造方法>
次に、図24乃至図38を参照して、ツインコンタクト構造を備えた固体撮像装置1の製造方法について説明する。
次に、図39乃至図43を参照して、下側構造体12と上側構造体11がCu-Cu直接接合構造により接続される場合の固体撮像装置1の製造方法について説明する。
<さらなる変形例その1>
次に、図44を参照して、固体撮像装置1のさらなる変形例について説明する。
次に、図45を参照して、固体撮像装置1のさらなる変形例について説明する。
次に、図46を参照して、固体撮像装置1のさらなる変形例について説明する。
次に、図47を参照して、固体撮像装置1のさらなる変形例について説明する。
上述した各実施形態は、固体撮像装置1の積層構造体13が、下側構造体12と上側構造体11の2層で構成されていたが、3層以上の構造体で構成することもできる。
本技術は、固体撮像装置への適用に限られるものではない。即ち、本開示は、デジタルスチルカメラやビデオカメラ等の撮像装置や、撮像機能を有する携帯端末装置や、画像読取部に固体撮像装置を用いる複写機など、画像取込部(光電変換部)に固体撮像装置を用いる電子機器全般に対して適用可能である。固体撮像装置は、ワンチップとして形成された形態であってもよいし、撮像部と信号処理部または光学系とがまとめてパッケージングされた撮像機能を有するモジュール状の形態であってもよい。
・自動停止等の安全運転や、運転者の状態の認識等のために、自動車の前方や後方、周囲、車内等を撮影する車載用センサ、走行車両や道路を監視する監視カメラ、車両間等の測距を行う測距センサ等の、交通の用に供される装置
・ユーザのジェスチャを撮影して、そのジェスチャに従った機器操作を行うために、TVや、冷蔵庫、エアーコンディショナ等の家電に供される装置
・内視鏡や、赤外光の受光による血管撮影を行う装置等の、医療やヘルスケアの用に供される装置
・防犯用途の監視カメラや、人物認証用途のカメラ等の、セキュリティの用に供される装置
・肌を撮影する肌測定器や、頭皮を撮影するマイクロスコープ等の、美容の用に供される装置
・スポーツ用途等向けのアクションカメラやウェアラブルカメラ等の、スポーツの用に供される装置
・畑や作物の状態を監視するためのカメラ等の、農業の用に供される装置
(1)
光電変換を行う画素が2次元配列された画素アレイ部が形成された第1構造体と、
前記第1構造体の上方に位置するガラス基板と、
所定の信号を装置の外部から入力させる入力回路部、前記画素から出力された画素信号を装置の外部へ出力するための出力回路部、及び、信号処理回路が形成され、前記第1構造体の下方に位置する第2構造体とが、
積層されて構成されており、
前記出力回路部、前記出力回路部に接続され前記第2構造体の一部を構成する半導体基板を貫通する第1貫通ビア、及び、前記第1貫通ビアを介して前記出力回路部を前記装置の外部と接続する信号出力用外部端子を含む出力部と、
前記入力回路部、前記入力回路部に接続され前記半導体基板を貫通する第2貫通ビア、及び、前記第2貫通ビアを介して前記入力回路部を前記装置の外部と接続する信号入力用外部端子を含む入力部とが、
前記第1構造体の前記画素アレイ部の下方に配置されている
固体撮像装置。
(2)
光電変換を行う画素が2次元配列された画素アレイ部が形成された第1構造体と、前記画素から出力された画素信号を装置の外部へ出力するための出力回路部が形成された第2構造体とが積層されて構成されており、
前記出力回路部、前記第2構造体の一部を構成する半導体基板を貫通する第1貫通ビア、及び、前記装置の外部と接続する信号出力用外部端子が、前記第1構造体の前記画素アレイ部の下方に配置され、
前記出力回路部は、前記第1貫通ビアを介して、前記信号出力用外部端子と接続されている
固体撮像装置。
(3)
前記第1構造体には、前記画素を駆動する駆動部の少なくとも一部が、前記画素アレイ部の周辺に画素周辺回路領域として形成されており、
複数の前記出力回路部の一部は、前記第1構造体の前記画素周辺回路領域の下方にも配置され、前記第1貫通ビアを介して、前記信号出力用外部端子と接続されている
前記(2)に記載の固体撮像装置。
(4)
前記信号出力用外部端子は、はんだボールである
前記(2)または(3)に記載の固体撮像装置。
(5)
前記はんだボールは、前記第1貫通ビアと重なる平面位置に形成されている
前記(4)に記載の固体撮像装置。
(6)
前記はんだボールは、再配線を介して前記第1貫通ビアと電気的に接続されている
前記(4)に記載の固体撮像装置。
(7)
前記信号出力用外部端子は、再配線である
前記(2)または(3)に記載の固体撮像装置。
(8)
前記出力回路部は、前記信号出力用外部端子と1対1に配置されている
前記(2)乃至(7)のいずれかに記載の固体撮像装置。
(9)
前記出力回路部は、列状に配置されている
前記(2)乃至(7)のいずれかに記載の固体撮像装置。
(10)
前記出力回路部は、複数個の前記信号出力用外部端子単位で集積して配置されている
前記(2)乃至(7)のいずれかに記載の固体撮像装置。
(11)
前記第2構造体には、所定の信号を前記装置の外部から入力させる入力回路部も形成されており、
前記入力回路部は、前記第1構造体の前記画素アレイ部の下方に配置され、前記第2構造体の一部を構成する半導体基板を貫通する第2貫通ビアを介して、前記装置の外部と接続する信号入力用外部端子と接続されている
前記(2)乃至(10)のいずれかに記載の固体撮像装置。
(12)
前記第1構造体には、前記画素を駆動する駆動部の少なくとも一部が、前記画素アレイ部の周辺に画素周辺回路領域として形成されており、
複数の前記入力回路部の一部は、前記第1構造体の前記画素周辺回路領域の下方にも配置され、前記第2貫通ビアを介して、前記信号入力用外部端子と接続されている
前記(11)に記載の固体撮像装置。
(13)
前記第2構造体には、信号処理回路領域も形成されている
前記(2)乃至(12)のいずれかに記載の固体撮像装置。
(14)
前記第1構造体と前記第2構造体は、ツインコンタクト構造により、電気的に接続されている
前記(2)乃至(13)のいずれかに記載の固体撮像装置。
(15)
前記第1構造体と前記第2構造体は、シェアコンタクト構造により、電気的に接続されている
前記(2)乃至(13)のいずれかに記載の固体撮像装置。
(16)
前記第1構造体と前記第2構造体は、Cu-Cu接合により、電気的に接続されている
前記(2)乃至(13)のいずれかに記載の固体撮像装置。
(17)
前記第1構造体の前記画素アレイ部内のオンチップレンズの上に、前記オンチップレンズを保護する保護基板が配置されている
前記(2)乃至(16)のいずれかに記載の固体撮像装置。
(18)
前記第1構造体と前記第2構造体に加えて、データ保持部が形成された第3構造体を含む3層の積層構造体で構成されている
前記(2)乃至(17)のいずれかに記載の固体撮像装置。
(19)
光電変換を行う画素が2次元配列された画素アレイ部が形成された第1構造体と、前記画素から出力された画素信号を装置の外部へ出力するための出力回路部が前記画素アレイ部の下方となるように形成された第2構造体とを、配線層どうしが向き合うようにして貼り合わせ、
前記第2構造体の一部を構成する半導体基板を貫通する貫通ビアを形成し、
前記貫通ビアを介して前記出力回路部と電気的に接続し、前記装置の外部と接続する信号出力用外部端子を、前記第1構造体の前記画素アレイ部の下方となる位置に形成する
固体撮像装置の製造方法。
(20)
光電変換を行う画素が2次元配列された画素アレイ部が形成された第1構造体と、前記画素から出力された画素信号を装置の外部へ出力するための出力回路部が形成された第2構造体とが積層されて構成されており、
前記出力回路部、前記第2構造体の一部を構成する半導体基板を貫通する貫通ビア、及び、前記装置の外部と接続する信号出力用外部端子が、前記第1構造体の前記画素アレイ部の下方に配置され、
前記出力回路部は、前記貫通ビアを介して、前記信号出力用外部端子と接続されている
固体撮像装置
を備える電子機器。
Claims (20)
- 光電変換を行う画素が2次元配列された画素アレイ部が形成された第1構造体と、
前記第1構造体の上方に位置するガラス基板と、
所定の信号を装置の外部から入力させる入力回路部、前記画素から出力された画素信号を装置の外部へ出力するための出力回路部、及び、信号処理回路が形成され、前記第1構造体の下方に位置する第2構造体とが、
積層されて構成されており、
前記出力回路部、前記出力回路部に接続され前記第2構造体の一部を構成する半導体基板を貫通する第1貫通ビア、及び、前記第1貫通ビアを介して前記出力回路部を前記装置の外部と接続する信号出力用外部端子を含む出力部と、
前記入力回路部、前記入力回路部に接続され前記半導体基板を貫通する第2貫通ビア、及び、前記第2貫通ビアを介して前記入力回路部を前記装置の外部と接続する信号入力用外部端子を含む入力部とが、
前記第1構造体の前記画素アレイ部の下方に配置されている
固体撮像装置。 - 光電変換を行う画素が2次元配列された画素アレイ部が形成された第1構造体と、前記画素から出力された画素信号を装置の外部へ出力するための出力回路部が形成された第2構造体とが積層されて構成されており、
前記出力回路部、前記第2構造体の一部を構成する半導体基板を貫通する第1貫通ビア、及び、前記装置の外部と接続する信号出力用外部端子が、前記第1構造体の前記画素アレイ部の下方に配置され、
前記出力回路部は、前記第1貫通ビアを介して、前記信号出力用外部端子と接続されている
固体撮像装置。 - 前記第1構造体には、前記画素を駆動する駆動部の少なくとも一部が、前記画素アレイ部の周辺に画素周辺回路領域として形成されており、
複数の前記出力回路部の一部は、前記第1構造体の前記画素周辺回路領域の下方にも配置され、前記第1貫通ビアを介して、前記信号出力用外部端子と接続されている
請求項2に記載の固体撮像装置。 - 前記信号出力用外部端子は、はんだボールである
請求項2に記載の固体撮像装置。 - 前記はんだボールは、前記第1貫通ビアの位置と重なる平面位置に形成されている
請求項4に記載の固体撮像装置。 - 前記はんだボールは、再配線を介して前記第1貫通ビアと電気的に接続されている
請求項4に記載の固体撮像装置。 - 前記信号出力用外部端子は、再配線である
請求項2に記載の固体撮像装置。 - 前記出力回路部は、前記信号出力用外部端子と1対1に配置されている
請求項2に記載の固体撮像装置。 - 前記出力回路部は、列状に配置されている
請求項2に記載の固体撮像装置。 - 前記出力回路部は、複数個の前記信号出力用外部端子単位で集積して配置されている
請求項2に記載の固体撮像装置。 - 前記第2構造体には、所定の信号を前記装置の外部から入力させる入力回路部も形成されており、
前記入力回路部は、前記第1構造体の前記画素アレイ部の下方に配置され、前記第2構造体の一部を構成する半導体基板を貫通する第2貫通ビアを介して、前記装置の外部と接続する信号入力用外部端子と接続されている
請求項2に記載の固体撮像装置。 - 前記第1構造体には、前記画素を駆動する駆動部の少なくとも一部が、前記画素アレイ部の周辺に画素周辺回路領域として形成されており、
複数の前記入力回路部の一部は、前記第1構造体の前記画素周辺回路領域の下方にも配置され、前記第2貫通ビアを介して、前記信号入力用外部端子と接続されている
請求項11に記載の固体撮像装置。 - 前記第2構造体には、信号処理回路領域も形成されている
請求項2に記載の固体撮像装置。 - 前記第1構造体と前記第2構造体は、ツインコンタクト構造により、電気的に接続されている
請求項2に記載の固体撮像装置。 - 前記第1構造体と前記第2構造体は、シェアコンタクト構造により、電気的に接続されている
請求項2に記載の固体撮像装置。 - 前記第1構造体と前記第2構造体は、Cu-Cu接合により、電気的に接続されている
請求項2に記載の固体撮像装置。 - 前記第1構造体の前記画素アレイ部内のオンチップレンズの上に、前記オンチップレンズを保護する保護基板が配置されている
請求項2に記載の固体撮像装置。 - 前記第1構造体と前記第2構造体に加えて、データ保持部が形成された第3構造体を含む3層の積層構造体で構成されている
請求項2に記載の固体撮像装置。 - 光電変換を行う画素が2次元配列された画素アレイ部が形成された第1構造体と、前記画素から出力された画素信号を装置の外部へ出力するための出力回路部が前記画素アレイ部の下方となるように形成された第2構造体とを、配線層どうしが向き合うようにして貼り合わせ、
前記第2構造体の一部を構成する半導体基板を貫通する貫通ビアを形成し、
前記貫通ビアを介して前記出力回路部と電気的に接続し、前記装置の外部と接続する信号出力用外部端子を、前記第1構造体の前記画素アレイ部の下方となる位置に形成する
固体撮像装置の製造方法。 - 光電変換を行う画素が2次元配列された画素アレイ部が形成された第1構造体と、前記画素から出力された画素信号を装置の外部へ出力するための出力回路部が形成された第2構造体とが積層されて構成されており、
前記出力回路部、前記第2構造体の一部を構成する半導体基板を貫通する貫通ビア、及び、前記装置の外部と接続する信号出力用外部端子が、前記第1構造体の前記画素アレイ部の下方に配置され、
前記出力回路部は、前記貫通ビアを介して、前記信号出力用外部端子と接続されている
固体撮像装置
を備える電子機器。
Priority Applications (9)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
EP22189405.8A EP4117036A3 (en) | 2015-05-15 | 2016-05-02 | Solid-state imaging apparatus, manufacturing method of the same, and electronic device |
EP16796295.0A EP3297025B1 (en) | 2015-05-15 | 2016-05-02 | Solid-state imaging device, method for manufacturing same, and electronic instrument |
CN202111369817.2A CN114242741A (zh) | 2015-05-15 | 2016-05-02 | 固态摄像装置 |
JP2017519105A JP6822399B2 (ja) | 2015-05-15 | 2016-05-02 | 固体撮像装置およびその製造方法、並びに電子機器 |
US15/572,573 US10321079B2 (en) | 2015-05-15 | 2016-05-02 | Solid-state imaging apparatus having multiple structures to reduce the apparatus size, manufacturing method of the same, and electronic device |
CN201680023750.8A CN107534047B (zh) | 2015-05-15 | 2016-05-02 | 固态摄像装置及其制造方法和电子设备 |
KR1020177026202A KR102550830B1 (ko) | 2015-05-15 | 2016-05-02 | 고체 촬상 장치 및 그 제조 방법 및 전자 기기 |
US16/383,277 US11438540B2 (en) | 2015-05-15 | 2019-04-12 | Solid-state imaging apparatus, manufacturing method of the same, and electronic device |
US17/861,048 US11991468B2 (en) | 2015-05-15 | 2022-07-08 | Solid-state imaging apparatus, manufacturing method of the same, and electronic device |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2015-099719 | 2015-05-15 | ||
JP2015099719 | 2015-05-15 |
Related Child Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US15/572,573 A-371-Of-International US10321079B2 (en) | 2015-05-15 | 2016-05-02 | Solid-state imaging apparatus having multiple structures to reduce the apparatus size, manufacturing method of the same, and electronic device |
US16/383,277 Continuation US11438540B2 (en) | 2015-05-15 | 2019-04-12 | Solid-state imaging apparatus, manufacturing method of the same, and electronic device |
Publications (1)
Publication Number | Publication Date |
---|---|
WO2016185901A1 true WO2016185901A1 (ja) | 2016-11-24 |
Family
ID=57319977
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/JP2016/063534 WO2016185901A1 (ja) | 2015-05-15 | 2016-05-02 | 固体撮像装置およびその製造方法、並びに電子機器 |
Country Status (7)
Country | Link |
---|---|
US (3) | US10321079B2 (ja) |
EP (2) | EP4117036A3 (ja) |
JP (2) | JP6822399B2 (ja) |
KR (1) | KR102550830B1 (ja) |
CN (2) | CN114242741A (ja) |
TW (1) | TWI692859B (ja) |
WO (1) | WO2016185901A1 (ja) |
Cited By (14)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2018135194A1 (ja) * | 2017-01-20 | 2018-07-26 | ソニーセミコンダクタソリューションズ株式会社 | 半導体装置 |
WO2018146965A1 (ja) * | 2017-02-09 | 2018-08-16 | ソニーセミコンダクタソリューションズ株式会社 | 半導体装置、および半導体装置の製造方法 |
JP2018148359A (ja) * | 2017-03-03 | 2018-09-20 | 株式会社リコー | 固体撮像素子及び撮像装置 |
WO2018198802A1 (ja) * | 2017-04-25 | 2018-11-01 | パナソニックIpマネジメント株式会社 | 固体撮像装置および撮像装置 |
JP2018170471A (ja) * | 2017-03-30 | 2018-11-01 | キヤノン株式会社 | 半導体装置および機器 |
WO2018198690A1 (ja) * | 2017-04-27 | 2018-11-01 | ソニーセミコンダクタソリューションズ株式会社 | 固体撮像装置および固体撮像装置の制御方法 |
US20190103426A1 (en) * | 2016-03-29 | 2019-04-04 | Sony Corporation | Solid-state imaging apparatus |
WO2019093135A1 (ja) * | 2017-11-08 | 2019-05-16 | ソニーセミコンダクタソリューションズ株式会社 | 撮像素子およびその製造方法、並びに電子機器 |
WO2019172431A1 (ja) * | 2018-03-09 | 2019-09-12 | ソニーセミコンダクタソリューションズ株式会社 | 固体撮像素子、半導体装置、電子機器、および製造方法 |
WO2020026387A1 (ja) * | 2018-08-01 | 2020-02-06 | オリンパス株式会社 | 撮像素子および内視鏡 |
JP2020068289A (ja) * | 2018-10-24 | 2020-04-30 | キヤノン株式会社 | 光電変換装置、撮像システム、移動体、および積層用の半導体チップ |
JP2020181915A (ja) * | 2019-04-25 | 2020-11-05 | キヤノン株式会社 | 半導体装置および機器 |
WO2021131840A1 (ja) * | 2019-12-24 | 2021-07-01 | ソニーセミコンダクタソリューションズ株式会社 | 半導体素子 |
EP3571835B1 (en) * | 2017-01-23 | 2022-03-02 | Sony Semiconductor Solutions Corporation | Solid-state imaging device and information processing method of solid-state imaging device |
Families Citing this family (13)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
TWI692859B (zh) | 2015-05-15 | 2020-05-01 | 日商新力股份有限公司 | 固體攝像裝置及其製造方法、以及電子機器 |
WO2017061273A1 (ja) * | 2015-10-05 | 2017-04-13 | ソニー株式会社 | 撮像装置、製造方法 |
FR3050831B1 (fr) * | 2016-04-29 | 2018-04-27 | Silios Technologies | Dispositif d'imagerie multispectrale |
CN109671773B (zh) * | 2017-10-16 | 2020-05-05 | 苏州能讯高能半导体有限公司 | 半导体器件及其制造方法 |
WO2019130702A1 (ja) * | 2017-12-27 | 2019-07-04 | ソニーセミコンダクタソリューションズ株式会社 | 撮像装置 |
JP2019169539A (ja) * | 2018-03-22 | 2019-10-03 | 東芝メモリ株式会社 | 半導体記憶装置 |
CN109786413B (zh) * | 2019-02-14 | 2021-03-02 | 豪威半导体(上海)有限责任公司 | 图像传感器 |
CN109817659B (zh) * | 2019-02-15 | 2021-08-06 | 京东方科技集团股份有限公司 | 显示基板及其制作方法、显示装置 |
JP2020155591A (ja) * | 2019-03-20 | 2020-09-24 | 株式会社東芝 | 半導体装置 |
CN110192269A (zh) * | 2019-04-15 | 2019-08-30 | 长江存储科技有限责任公司 | 三维nand存储器件与多个功能芯片的集成 |
US20230254608A1 (en) * | 2020-06-16 | 2023-08-10 | Sony Semiconductor Solutions Corporation | Imaging device |
US11482496B2 (en) | 2020-10-16 | 2022-10-25 | Amkor Technology Singapore Holding Pte. Ltd. | Semiconductor devices and methods of manufacturing semiconductor devices |
CN115145066A (zh) * | 2021-03-31 | 2022-10-04 | 深圳晶微峰光电科技有限公司 | 硅基液晶面板及其制备方法 |
Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2008048313A (ja) * | 2006-08-21 | 2008-02-28 | Sony Corp | 物理量検出装置、物理量検出装置の駆動方法及び撮像装置 |
JP2010273757A (ja) * | 2009-05-27 | 2010-12-09 | Zycube:Kk | イメージセンサ応用装置 |
JP2014220370A (ja) * | 2013-05-08 | 2014-11-20 | 雫石 誠 | 固体撮像素子及び撮像装置 |
Family Cites Families (77)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH0575019A (ja) | 1991-09-18 | 1993-03-26 | Fujitsu Ltd | 半導体集積回路及びその設計方法 |
US6303923B1 (en) * | 1998-12-18 | 2001-10-16 | California Institute Of Technology | Fabricating a hybrid imaging device having non-destructive sense nodes |
JP2005019573A (ja) | 2003-06-25 | 2005-01-20 | Sanyo Electric Co Ltd | 固体撮像装置および固体撮像装置の製造方法 |
JP2005228932A (ja) * | 2004-02-13 | 2005-08-25 | Sony Corp | 半導体装置 |
JP4331033B2 (ja) * | 2004-03-29 | 2009-09-16 | 浜松ホトニクス株式会社 | 半導体光検出素子及びその製造方法 |
JP4379295B2 (ja) * | 2004-10-26 | 2009-12-09 | ソニー株式会社 | 半導体イメージセンサー・モジュール及びその製造方法 |
TW201101476A (en) * | 2005-06-02 | 2011-01-01 | Sony Corp | Semiconductor image sensor module and method of manufacturing the same |
TWI306307B (en) * | 2006-09-28 | 2009-02-11 | Powerchip Semiconductor Corp | Image sensor structure and method of fabricating the same |
JP4380718B2 (ja) * | 2007-03-15 | 2009-12-09 | ソニー株式会社 | 半導体装置の製造方法 |
JP4483896B2 (ja) * | 2007-05-16 | 2010-06-16 | ソニー株式会社 | 半導体装置及びその製造方法 |
CN101855704B (zh) * | 2007-12-27 | 2012-07-18 | 夏普株式会社 | 半导体装置、带有单晶半导体薄膜的基板和它们的制造方法 |
JP5259197B2 (ja) * | 2008-01-09 | 2013-08-07 | ソニー株式会社 | 半導体装置及びその製造方法 |
KR20090128899A (ko) * | 2008-06-11 | 2009-12-16 | 크로스텍 캐피탈, 엘엘씨 | 후면 조사 이미지 센서 및 그 제조방법 |
JP2010040621A (ja) | 2008-08-01 | 2010-02-18 | Toshiba Corp | 固体撮像デバイス及びその製造方法 |
JP4799594B2 (ja) | 2008-08-19 | 2011-10-26 | 株式会社東芝 | 固体撮像装置およびその製造方法 |
US7795650B2 (en) * | 2008-12-09 | 2010-09-14 | Teledyne Scientific & Imaging Llc | Method and apparatus for backside illuminated image sensors using capacitively coupled readout integrated circuits |
JP5268618B2 (ja) * | 2008-12-18 | 2013-08-21 | 株式会社東芝 | 半導体装置 |
JP5178569B2 (ja) * | 2009-02-13 | 2013-04-10 | 株式会社東芝 | 固体撮像装置 |
US9142586B2 (en) * | 2009-02-24 | 2015-09-22 | Taiwan Semiconductor Manufacturing Company, Ltd. | Pad design for backside illuminated image sensor |
WO2010116974A1 (ja) * | 2009-04-07 | 2010-10-14 | ローム株式会社 | 光電変換装置および撮像装置 |
US7948017B2 (en) * | 2009-06-19 | 2011-05-24 | Carestream Health, Inc. | Digital radiography imager with buried interconnect layer in silicon-on-glass and method of fabricating same |
JP2011009645A (ja) | 2009-06-29 | 2011-01-13 | Toshiba Corp | 半導体装置及びその製造方法 |
US7968358B2 (en) * | 2009-07-29 | 2011-06-28 | Carestream Health, Inc. | Digital radiographic flat-panel imaging array with dual height semiconductor and method of making same |
JP5521721B2 (ja) * | 2009-08-28 | 2014-06-18 | ソニー株式会社 | 撮像素子およびカメラシステム |
JP2011096918A (ja) * | 2009-10-30 | 2011-05-12 | Oki Semiconductor Co Ltd | 半導体装置および半導体装置の製造方法 |
CN102668081B (zh) * | 2009-12-26 | 2016-02-03 | 佳能株式会社 | 固态图像拾取装置和图像拾取*** |
JP5685898B2 (ja) * | 2010-01-08 | 2015-03-18 | ソニー株式会社 | 半導体装置、固体撮像装置、およびカメラシステム |
US9287239B2 (en) * | 2010-04-26 | 2016-03-15 | Rambus Inc. | Techniques for interconnecting stacked dies using connection sites |
JP5810493B2 (ja) * | 2010-09-03 | 2015-11-11 | ソニー株式会社 | 半導体集積回路、電子機器、固体撮像装置、撮像装置 |
KR20120030782A (ko) * | 2010-09-20 | 2012-03-29 | 삼성전자주식회사 | 저유전 물질을 이용한 쓰루 실리콘 비아(tsv) 형성방법 |
FR2970598B1 (fr) * | 2011-01-17 | 2013-08-16 | Commissariat Energie Atomique | Dispositif imageur a grande gamme dynamique |
US20120194719A1 (en) * | 2011-02-01 | 2012-08-02 | Scott Churchwell | Image sensor units with stacked image sensors and image processors |
JP5810551B2 (ja) * | 2011-02-25 | 2015-11-11 | ソニー株式会社 | 固体撮像装置、および、その製造方法、電子機器 |
JP5754239B2 (ja) | 2011-05-24 | 2015-07-29 | ソニー株式会社 | 半導体装置 |
CN106449676A (zh) * | 2011-07-19 | 2017-02-22 | 索尼公司 | 半导体装置和电子设备 |
JP5791571B2 (ja) * | 2011-08-02 | 2015-10-07 | キヤノン株式会社 | 撮像素子及び撮像装置 |
US20130050227A1 (en) * | 2011-08-30 | 2013-02-28 | Qualcomm Mems Technologies, Inc. | Glass as a substrate material and a final package for mems and ic devices |
US20130168792A1 (en) * | 2011-09-16 | 2013-07-04 | Sionyx, Inc. | Three Dimensional Architecture Semiconductor Devices and Associated Methods |
US8890047B2 (en) * | 2011-09-21 | 2014-11-18 | Aptina Imaging Corporation | Stacked-chip imaging systems |
JP5760923B2 (ja) * | 2011-10-04 | 2015-08-12 | ソニー株式会社 | 固体撮像装置の製造方法 |
KR101861650B1 (ko) * | 2011-10-17 | 2018-05-29 | 삼성전자주식회사 | 이미지 센서, 이를 포함하는 전자 시스템 및 그 이미지 센싱 방법 |
US8569856B2 (en) * | 2011-11-03 | 2013-10-29 | Omnivision Technologies, Inc. | Pad design for circuit under pad in semiconductor devices |
JP2013115289A (ja) * | 2011-11-30 | 2013-06-10 | Sony Corp | 半導体装置、半導体装置の製造方法、および電子機器 |
JP2013123000A (ja) * | 2011-12-12 | 2013-06-20 | Sony Corp | 固体撮像装置およびその製造方法 |
JP2013162077A (ja) | 2012-02-08 | 2013-08-19 | Toshiba Corp | 固体撮像装置 |
JP6016378B2 (ja) * | 2012-02-29 | 2016-10-26 | キヤノン株式会社 | 光電変換装置、および光電変換装置を用いた撮像システム |
JP2013214616A (ja) * | 2012-04-02 | 2013-10-17 | Sony Corp | 固体撮像装置、固体撮像装置の製造方法及び電子機器 |
JP5935461B2 (ja) | 2012-04-03 | 2016-06-15 | 株式会社Ihi | プラズマ処理装置 |
US10269863B2 (en) * | 2012-04-18 | 2019-04-23 | Taiwan Semiconductor Manufacturing Company, Ltd. | Methods and apparatus for via last through-vias |
US10090349B2 (en) * | 2012-08-09 | 2018-10-02 | Taiwan Semiconductor Manufacturing Company, Ltd. | CMOS image sensor chips with stacked scheme and methods for forming the same |
US8957358B2 (en) * | 2012-04-27 | 2015-02-17 | Taiwan Semiconductor Manufacturing Company, Ltd. | CMOS image sensor chips with stacked scheme and methods for forming the same |
US9406711B2 (en) * | 2012-06-15 | 2016-08-02 | Taiwan Semiconductor Manufacturing Company, Ltd. | Apparatus and method for backside illuminated image sensors |
JP5421475B2 (ja) * | 2012-07-04 | 2014-02-19 | 誠 雫石 | 撮像素子、半導体集積回路及び撮像装置 |
US8710607B2 (en) * | 2012-07-12 | 2014-04-29 | Taiwan Semiconductor Manufacturing Company, Ltd. | Method and apparatus for image sensor packaging |
US9165968B2 (en) * | 2012-09-14 | 2015-10-20 | Taiwan Semiconductor Manufacturing Co., Ltd. | 3D-stacked backside illuminated image sensor and method of making the same |
US9343497B2 (en) * | 2012-09-20 | 2016-05-17 | Semiconductor Components Industries, Llc | Imagers with stacked integrated circuit dies |
JP2014072294A (ja) | 2012-09-28 | 2014-04-21 | Canon Inc | 光電変換装置および半導体装置の製造方法 |
JP2014099582A (ja) * | 2012-10-18 | 2014-05-29 | Sony Corp | 固体撮像装置 |
US9202963B2 (en) * | 2012-11-21 | 2015-12-01 | Taiwan Semiconductor Manufacturing Company, Ltd. | Dual-side illumination image sensor chips and methods for forming the same |
KR102018885B1 (ko) * | 2012-12-20 | 2019-09-05 | 삼성전자주식회사 | 관통전극을 갖는 반도체 소자 및 그 제조방법 |
US9318640B2 (en) * | 2013-03-15 | 2016-04-19 | Taiwan Semiconductor Manufacturing Company, Ltd. | Method and apparatus for image sensor packaging |
WO2014184710A2 (en) * | 2013-05-11 | 2014-11-20 | Virtual Logic Systems Pvt.Ltd. | Virtual reality based welding simulator |
JP6120094B2 (ja) * | 2013-07-05 | 2017-04-26 | ソニー株式会社 | 固体撮像装置およびその製造方法、並びに電子機器 |
JP6079502B2 (ja) * | 2013-08-19 | 2017-02-15 | ソニー株式会社 | 固体撮像素子および電子機器 |
JP2015079848A (ja) * | 2013-10-17 | 2015-04-23 | シナプティクス・ディスプレイ・デバイス株式会社 | 表示装置駆動用半導体集積回路装置 |
JP6299406B2 (ja) * | 2013-12-19 | 2018-03-28 | ソニー株式会社 | 半導体装置、半導体装置の製造方法、及び電子機器 |
JP6300029B2 (ja) * | 2014-01-27 | 2018-03-28 | ソニー株式会社 | 撮像素子、製造装置、製造方法 |
JP6144426B2 (ja) * | 2014-07-15 | 2017-06-07 | ブリルニクス インク | 固体撮像装置、固体撮像装置の製造方法、および電子機器 |
CN106664382B (zh) * | 2014-07-15 | 2019-11-01 | 普里露尼库斯股份有限公司 | 固体摄影装置、固体摄影装置的制造方法以及电子机器 |
JP6389685B2 (ja) * | 2014-07-30 | 2018-09-12 | キヤノン株式会社 | 撮像装置、および、撮像システム |
US10026771B1 (en) * | 2014-09-30 | 2018-07-17 | Apple Inc. | Image sensor with a cross-wafer capacitor |
WO2016067386A1 (ja) * | 2014-10-29 | 2016-05-06 | オリンパス株式会社 | 固体撮像装置 |
US9899442B2 (en) * | 2014-12-11 | 2018-02-20 | Invensas Corporation | Image sensor device |
TW201637190A (zh) * | 2015-03-25 | 2016-10-16 | Sony Corp | 固體攝像裝置及電子機器 |
US10170565B2 (en) * | 2015-04-22 | 2019-01-01 | Semiconductor Energy Laboratory Co., Ltd. | Imaging device, method for driving imaging device, and electronic device |
TWI692859B (zh) | 2015-05-15 | 2020-05-01 | 日商新力股份有限公司 | 固體攝像裝置及其製造方法、以及電子機器 |
US10269854B2 (en) * | 2016-04-26 | 2019-04-23 | Taiwan Semiconductor Manufacturing Co., Ltd. | Rerouting method and a structure for stacked image sensors |
-
2016
- 2016-03-24 TW TW105109295A patent/TWI692859B/zh active
- 2016-05-02 EP EP22189405.8A patent/EP4117036A3/en active Pending
- 2016-05-02 KR KR1020177026202A patent/KR102550830B1/ko active IP Right Grant
- 2016-05-02 WO PCT/JP2016/063534 patent/WO2016185901A1/ja active Application Filing
- 2016-05-02 JP JP2017519105A patent/JP6822399B2/ja active Active
- 2016-05-02 EP EP16796295.0A patent/EP3297025B1/en active Active
- 2016-05-02 CN CN202111369817.2A patent/CN114242741A/zh active Pending
- 2016-05-02 US US15/572,573 patent/US10321079B2/en active Active
- 2016-05-02 CN CN201680023750.8A patent/CN107534047B/zh active Active
-
2019
- 2019-04-12 US US16/383,277 patent/US11438540B2/en active Active
-
2021
- 2021-01-05 JP JP2021000356A patent/JP7124896B2/ja active Active
-
2022
- 2022-07-08 US US17/861,048 patent/US11991468B2/en active Active
Patent Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2008048313A (ja) * | 2006-08-21 | 2008-02-28 | Sony Corp | 物理量検出装置、物理量検出装置の駆動方法及び撮像装置 |
JP2010273757A (ja) * | 2009-05-27 | 2010-12-09 | Zycube:Kk | イメージセンサ応用装置 |
JP2014220370A (ja) * | 2013-05-08 | 2014-11-20 | 雫石 誠 | 固体撮像素子及び撮像装置 |
Non-Patent Citations (1)
Title |
---|
See also references of EP3297025A4 * |
Cited By (33)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US11973091B2 (en) | 2016-03-29 | 2024-04-30 | Sony Corporation | Solid-state imaging apparatus having output circuit unit for outputting a pixel signal |
US10923517B2 (en) | 2016-03-29 | 2021-02-16 | Sony Corporation | Solid-state imaging apparatus having output circuit unit for outputting a pixel signal |
US10672809B2 (en) * | 2016-03-29 | 2020-06-02 | Sony Corporation | Solid-state imaging apparatus having output circuit unit for outputting pixel signal |
US20190103426A1 (en) * | 2016-03-29 | 2019-04-04 | Sony Corporation | Solid-state imaging apparatus |
WO2018135194A1 (ja) * | 2017-01-20 | 2018-07-26 | ソニーセミコンダクタソリューションズ株式会社 | 半導体装置 |
KR20190105575A (ko) * | 2017-01-20 | 2019-09-17 | 소니 세미컨덕터 솔루션즈 가부시키가이샤 | 반도체 장치 |
US11043532B2 (en) | 2017-01-20 | 2021-06-22 | Sony Semiconductor Solutions Corporation | Semiconductor device |
KR102541645B1 (ko) * | 2017-01-20 | 2023-06-12 | 소니 세미컨덕터 솔루션즈 가부시키가이샤 | 반도체 장치 |
US11743603B2 (en) | 2017-01-23 | 2023-08-29 | Sony Semiconductor Solutions Corporation | Solid-state imaging device and information processing method of solid-state imaging device |
EP3571835B1 (en) * | 2017-01-23 | 2022-03-02 | Sony Semiconductor Solutions Corporation | Solid-state imaging device and information processing method of solid-state imaging device |
WO2018146965A1 (ja) * | 2017-02-09 | 2018-08-16 | ソニーセミコンダクタソリューションズ株式会社 | 半導体装置、および半導体装置の製造方法 |
JP2018148359A (ja) * | 2017-03-03 | 2018-09-20 | 株式会社リコー | 固体撮像素子及び撮像装置 |
JP2018170471A (ja) * | 2017-03-30 | 2018-11-01 | キヤノン株式会社 | 半導体装置および機器 |
US10453888B2 (en) | 2017-03-30 | 2019-10-22 | Canon Kabushiki Kaisha | Semiconductor apparatus and equipment having laminated layers |
CN110546765B (zh) * | 2017-04-25 | 2023-10-13 | 新唐科技日本株式会社 | 固体摄像装置以及摄像装置 |
CN110546765A (zh) * | 2017-04-25 | 2019-12-06 | 松下知识产权经营株式会社 | 固体摄像装置以及摄像装置 |
JP7278209B2 (ja) | 2017-04-25 | 2023-05-19 | ヌヴォトンテクノロジージャパン株式会社 | 固体撮像装置および撮像装置 |
JPWO2018198802A1 (ja) * | 2017-04-25 | 2020-02-27 | パナソニックIpマネジメント株式会社 | 固体撮像装置および撮像装置 |
US10999551B2 (en) | 2017-04-25 | 2021-05-04 | Panasonic Semiconductor Solutions Co., Ltd. | Solid-state image capture device including stacked pixel substrate and circuit substrate and image capture device |
WO2018198802A1 (ja) * | 2017-04-25 | 2018-11-01 | パナソニックIpマネジメント株式会社 | 固体撮像装置および撮像装置 |
US11317044B2 (en) | 2017-04-27 | 2022-04-26 | Sony Semiconductor Solutions Corporation | Solid state imaging device and method of controlling solid state imaging device |
EP3617988A4 (en) * | 2017-04-27 | 2020-05-27 | Sony Semiconductor Solutions Corporation | SOLID IMAGING DEVICE AND METHOD FOR CONTROLLING A SOLID IMAGING DEVICE |
CN110537198A (zh) * | 2017-04-27 | 2019-12-03 | 索尼半导体解决方案公司 | 固态成像装置和用于控制固态成像装置的方法 |
WO2018198690A1 (ja) * | 2017-04-27 | 2018-11-01 | ソニーセミコンダクタソリューションズ株式会社 | 固体撮像装置および固体撮像装置の制御方法 |
WO2019093135A1 (ja) * | 2017-11-08 | 2019-05-16 | ソニーセミコンダクタソリューションズ株式会社 | 撮像素子およびその製造方法、並びに電子機器 |
US11482557B2 (en) | 2018-03-09 | 2022-10-25 | Sony Semiconductor Solutions Corporation | Solid-state image-capturing device, semiconductor apparatus, electronic apparatus, and manufacturing method |
WO2019172431A1 (ja) * | 2018-03-09 | 2019-09-12 | ソニーセミコンダクタソリューションズ株式会社 | 固体撮像素子、半導体装置、電子機器、および製造方法 |
WO2020026387A1 (ja) * | 2018-08-01 | 2020-02-06 | オリンパス株式会社 | 撮像素子および内視鏡 |
JP2020068289A (ja) * | 2018-10-24 | 2020-04-30 | キヤノン株式会社 | 光電変換装置、撮像システム、移動体、および積層用の半導体チップ |
US11843014B2 (en) | 2018-10-24 | 2023-12-12 | Canon Kabushiki Kaisha | Photoelectric conversion apparatus having metal portion, imaging system, movable body, and semiconductor chip for stacking |
JP2020181915A (ja) * | 2019-04-25 | 2020-11-05 | キヤノン株式会社 | 半導体装置および機器 |
JP7297516B2 (ja) | 2019-04-25 | 2023-06-26 | キヤノン株式会社 | 半導体装置および機器 |
WO2021131840A1 (ja) * | 2019-12-24 | 2021-07-01 | ソニーセミコンダクタソリューションズ株式会社 | 半導体素子 |
Also Published As
Publication number | Publication date |
---|---|
JP2021061439A (ja) | 2021-04-15 |
EP4117036A2 (en) | 2023-01-11 |
EP4117036A3 (en) | 2023-03-29 |
US20180152657A1 (en) | 2018-05-31 |
JP6822399B2 (ja) | 2021-01-27 |
US11438540B2 (en) | 2022-09-06 |
US11991468B2 (en) | 2024-05-21 |
EP3297025B1 (en) | 2022-08-10 |
CN114242741A (zh) | 2022-03-25 |
TWI692859B (zh) | 2020-05-01 |
US10321079B2 (en) | 2019-06-11 |
KR20180008394A (ko) | 2018-01-24 |
EP3297025A1 (en) | 2018-03-21 |
EP3297025A4 (en) | 2019-05-15 |
JPWO2016185901A1 (ja) | 2018-04-12 |
US20190238777A1 (en) | 2019-08-01 |
JP7124896B2 (ja) | 2022-08-24 |
CN107534047A (zh) | 2018-01-02 |
CN107534047B (zh) | 2021-11-16 |
TW201640664A (zh) | 2016-11-16 |
US20220345653A1 (en) | 2022-10-27 |
KR102550830B1 (ko) | 2023-07-04 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP7124896B2 (ja) | 固体撮像装置およびその製造方法、並びに電子機器 | |
US11984462B2 (en) | Image pickup device and electronic apparatus | |
WO2017169755A1 (ja) | 固体撮像装置 | |
US11031429B2 (en) | Semiconductor device, solid-state image pickup element, image pickup device, and electronic apparatus |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
121 | Ep: the epo has been informed by wipo that ep was designated in this application |
Ref document number: 16796295 Country of ref document: EP Kind code of ref document: A1 |
|
ENP | Entry into the national phase |
Ref document number: 20177026202 Country of ref document: KR Kind code of ref document: A |
|
WWE | Wipo information: entry into national phase |
Ref document number: 15572573 Country of ref document: US |
|
ENP | Entry into the national phase |
Ref document number: 2017519105 Country of ref document: JP Kind code of ref document: A |
|
NENP | Non-entry into the national phase |
Ref country code: DE |