WO2011030834A1 - 基板検査装置および基板検査装置における位置合わせ方法 - Google Patents
基板検査装置および基板検査装置における位置合わせ方法 Download PDFInfo
- Publication number
- WO2011030834A1 WO2011030834A1 PCT/JP2010/065556 JP2010065556W WO2011030834A1 WO 2011030834 A1 WO2011030834 A1 WO 2011030834A1 JP 2010065556 W JP2010065556 W JP 2010065556W WO 2011030834 A1 WO2011030834 A1 WO 2011030834A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- contactor
- wafer
- substrate
- inspection apparatus
- contact portion
- Prior art date
Links
Images
Classifications
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/26—Testing of individual semiconductor devices
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R1/00—Details of instruments or arrangements of the types included in groups G01R5/00 - G01R13/00 and G01R31/00
- G01R1/02—General constructional details
- G01R1/06—Measuring leads; Measuring probes
- G01R1/067—Measuring probes
- G01R1/06783—Measuring probes containing liquids
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L22/00—Testing or measuring during manufacture or treatment; Reliability measurements, i.e. testing of parts without further processing to modify the parts as such; Structural arrangements therefor
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R1/00—Details of instruments or arrangements of the types included in groups G01R5/00 - G01R13/00 and G01R31/00
- G01R1/02—General constructional details
- G01R1/06—Measuring leads; Measuring probes
- G01R1/067—Measuring probes
- G01R1/073—Multiple probes
- G01R1/07307—Multiple probes with individual probe elements, e.g. needles, cantilever beams or bump contacts, fixed in relation to each other, e.g. bed of nails fixture or probe card
Definitions
- the present invention relates to a substrate inspection apparatus for performing an electrical inspection of a substrate, and a substrate alignment method in the substrate inspection apparatus.
- electrode pads that are arranged on the substrate on which these semiconductor devices are formed and are electrically connected to the outside of the substrate are further miniaturized.
- a substrate inspection apparatus that inspects a substrate on which a semiconductor device is formed
- signals are exchanged between the inspection apparatus main body of the substrate inspection apparatus and the substrate using such electrode pads.
- the substrate inspection apparatus is provided between the substrate and the inspection apparatus main body, and includes a contactor for electrically connecting the substrate inspection main body and the substrate.
- a contactor has a contact part for electrically connecting with the electrode pad of a board
- a constant load is applied when the contact portion of the contactor is brought into contact with the electrode pad of the board. Further, a load is applied not only in the vertical direction but also in the horizontal direction. This is because the contact portion breaks through an insulating layer made of, for example, an oxide film formed on the surface of the wiring terminal of the metal wiring, and the contact portion and the electrode pad are reliably brought into contact.
- a wiring pattern is formed on a base film made of resin, and a contact portion electrically connected to an electrode pad of a substrate is formed on a part of the wiring pattern is disclosed.
- a contact portion electrically connected to an electrode pad of a substrate is formed on a part of the wiring pattern is disclosed.
- conductive probe electrodes are formed in a line or in a two-dimensional lattice pattern on the circuit board surface of the circuit board on which a plurality of line patterns are formed, and various electrode pads of the board to be inspected are not short-circuited.
- positioning can be selected is disclosed (for example, refer patent document 2).
- JP 2000-180469 A Japanese Unexamined Patent Publication No. 7-63788
- the electrode pads on the substrate and the contact portions of the contactors are miniaturized and densified, the electrode pads of the semiconductor device formed on the substrate to be inspected and the corresponding contact portions of the contactors are surely secured.
- high-precision alignment must be performed. If alignment cannot be performed reliably, contactor contact portions that are not electrically connected to the electrode pads on the substrate may occur, making it impossible to perform substrate inspection or to obtain incorrect inspection results. There is.
- the present invention has been made in view of the above points, and even when the electrode pad of the substrate and the contact portion of the contactor are miniaturized and densified, the contactor can be aligned on the substrate with high accuracy.
- a substrate inspection apparatus and an alignment method in the substrate inspection apparatus that can reliably connect the electrode pads of the substrate and the contact portions of the contactor without applying a large load.
- the inspection apparatus includes an inspection apparatus main body for electrically inspecting a substrate on which an electronic circuit and electrode pads are formed, and a contact portion formed of a conductive material.
- a substrate inspection apparatus including a first contactor electrically connected to a main body.
- the contact portion and the electrode pad of the substrate are electrically connected through a conductive liquid.
- An alignment method in a substrate inspection apparatus for aligning the substrate is provided.
- This alignment method includes a first hydrophilization process for hydrophilizing an electrode pad formed on the upper surface of the substrate, a first liquid supply process for supplying a liquid onto the substrate, and a liquid on the surface.
- FIG. 9B is a cross-sectional view schematically showing the contactor and the substrate in each step of the alignment method in the substrate inspection apparatus according to the first embodiment, following FIG. 9A.
- FIG. 9B is a cross-sectional view schematically showing the contactor and the substrate in each step of the alignment method in the substrate inspection apparatus according to the first embodiment, following FIG. 9A.
- the contactor can be aligned with high accuracy on the substrate without applying a large load.
- a reliable electrical connection can be established between the electrode pads of the substrate and the contact portions of the contactor.
- the board inspection apparatus 10 includes a tester body 11, a test head 12, and an auto prober 13.
- the tester body 11 generates signals for testing electronic circuits and the like in a large number of semiconductor chips formed on a substrate (wafer), and reads out the signals from the electronic circuits and the like, such as an LSI (Large Scale Integrated Circuit). It has a circuit.
- LSI Large Scale Integrated Circuit
- the test head 12 can move up and down and is arranged in the auto prober 13.
- the test head 12 has a contactor holder 14 and a contactor 15.
- the contactor 15 is provided between the tester main body 11 and a substrate to be inspected (hereinafter referred to as a wafer) 16, and sends a signal sent from the tester main body 11 to the wafer 16, and a signal sent from the wafer 16. Is sent to the tester body 11.
- the contactor holder 14 is provided between the test head 12 and the contactor 15, and holds the contactor 15 on the test head 12. Specifically, the contactor holder 14 is provided at the lower part of the test head 12 and holds the contactor 15 on the lower surface side.
- the auto prober 13 has a chuck 17 that holds the wafer 16 by suction.
- the auto prober 13 and the chuck 17 have a temperature adjusting mechanism or the like (not shown), and adjust the temperature of the wafer 16 to a predetermined temperature.
- An electrode pad 18 is formed on the wafer 16.
- the contactor 15 is constituted by a semiconductor wafer. Therefore, in the present embodiment, hereinafter, the contactor 15 is referred to as a contactor wafer. However, in other embodiments, the contactor 15 may be made of another material instead of the semiconductor wafer.
- the contactor wafer 15 is formed with lead wires 21, contacts 22 and test circuits 23 having contact portions 21a formed on the surface (the contact portions 21a are not shown in FIG.
- the part 21a is shown integrally.)
- the contact portion 21 a formed on the surface of the lead wiring 21 comes into contact with the electrode pad 18 of the wafer 16, thereby electrically connecting the contactor wafer 15 and the wafer 16.
- the lead wiring 21 having the contact portion 21 a formed on the surface is provided on the lower surface of the contactor wafer 15 (the surface facing the wafer 16).
- the lead wiring 21 and the contact portion 21a are formed of a conductive material such as metal.
- the contact 22 is provided on the contactor holder 14 side of the contactor wafer 15 and electrically connects the contactor wafer 15 and the contactor holder 14.
- the contact 22 may be provided on the upper surface of the contactor wafer 15. Further, as schematically shown in FIG. 1, it may be provided on the side surface of the contactor wafer 15.
- the contact 22 is also formed of a conductive material such as metal.
- the test circuit 23 is provided inside the contactor wafer 15 and between the lead-out wiring 21 having the contact portion 21 a formed on the surface thereof and the contact 22.
- the test circuit 23 may be formed by a process (semiconductor process) using a semiconductor manufacturing technique.
- a wiring 22a for electrically connecting the contact 22 of the contactor wafer 15 and the tester body 11 is provided in the contactor holder 14 and the test head 12. That is, the contactor wafer 15 is provided between the tester body 11 and the wafer 16, sends a signal sent from the tester body 11 to the wafer 16 via the wiring 22 a, and routes a signal sent from the wafer 16. It is sent to the tester main body 11 via 22a.
- a dummy electrode pad that is not electrically wired other than the electrode pad 18 may be formed on the wafer 16, and a dummy contact portion for contacting the dummy electrode pad may be formed on the contactor wafer 15.
- the dummy contact portion is formed on, for example, the peripheral portion of the contactor wafer 15 and is not electrically connected to the test circuit 23 or the like.
- the contactor wafer 15 includes, in order from the top, an insulating layer 24, a wiring 25 connected to the contact 22, a test circuit 23 and a pad 27 separated by the insulating layer 26, and a penetration formed in the wafer substrate.
- the electrode 28, the wiring 29, the insulating layer 30, and the contact portion 21 a separated by the insulating layer 30 are formed.
- the tester main body 11 in the present embodiment functions as an inspection apparatus main body.
- the test head 12 and the contactor holder 14 in this embodiment function as a fixing mechanism.
- test head 12 may be provided inside the auto prober 13 or may be provided outside the auto prober 13.
- substrate inspection apparatus which concerns on this embodiment is demonstrated.
- the tester body 11 when an inspection is performed using a substrate inspection apparatus, the tester body 11, the contactor wafer 15, and the wafer 16 constitute an electric circuit.
- the tester body 11 includes a test generation 31 and a data processor 32.
- the data processor 32 includes a memory and an AD / DAC (analog digital / digital analog converter).
- the contactor wafer 15 has a plurality of test circuit portions 15a.
- Each of the test circuit portions 15 a includes a contact pad (contact portion) 21 a and a test circuit 23.
- the test circuit 23 of the test circuit unit 15 a includes a driver 41, a comparator 42, and a switch 43.
- the frequency band of the driver 41, the comparator 42, and the switch 43 may be ⁇ 200 MHz / 10 GHz, and the driver 41 is fixed to Vol / Voh (Worst condition) / variable (not necessarily programmable), etc.
- the comparator 42 can operate under conditions such as fixed Vil / Vih (Worst condition) / variable (not necessarily programmable).
- the switch 43 may be composed of five MOSFETs (Metal
- test circuit unit 15 a of the contactor wafer 15 may not include the voltage / current source 44 but may be included in the tester body 11.
- An example in which the voltage / current source 44 is included in the tester body 11 is shown in FIG.
- the test circuit unit 15 a of the contactor wafer 15 may not have a voltage / current source.
- the test circuit 23 is formed on the contactor wafer 15 itself by a semiconductor process.
- a semiconductor element 51 made of, for example, a MOSFET is formed on the upper surface side of the contactor wafer 15 by a semiconductor process, and a switch, a driver, and a comparator are formed.
- the semiconductor element 51 formed on the upper surface side of the contactor wafer 15 is covered with an insulating layer 52.
- the electrode terminal of the semiconductor element 51 (when the semiconductor element 51 is a MOSFET, the electrode terminal corresponding to the source 53, the drain 54, and the gate 55) is formed on the surface of the insulating layer 52 by the wiring 56, the via electrode 57, and the like. , And electrically connected to the corresponding pad 58.
- a part of the contactor wafer 15 is formed with a through hole 61 that penetrates the contactor wafer 15 from its upper surface to its lower surface, and some electrode terminals of the semiconductor elements 51 formed on the upper surface side of the contactor wafer 15 are
- the through electrode 62 formed in the through hole 61 is electrically connected to the corresponding pad 63 formed on the lower surface of the wafer 15.
- the test circuit 23 is formed on a wafer 15 b different from the contactor wafer 15 by a semiconductor process, and the wafer 15 b on which the test circuit 23 is formed is embedded in the concave portion of the contactor wafer 15.
- some electrode terminals of the semiconductor element 51 are formed on the upper surface of the wafer 15b by the wiring 56, the via electrode 57, and the like, as in FIG. Are electrically connected to corresponding pads 58.
- the through electrodes 62 formed in the through holes 61 some electrode terminals of the semiconductor element 51 are electrically connected to the pads 63 formed on the lower surface of the contactor wafer 15 formed on the lower surface of the contactor wafer 15. Is done.
- the test circuit 23 is formed by a semiconductor process on a wafer 15 c different from the contactor wafer 15 in the same manner as in FIG. 5, and the wafer 15 c on which the test circuit 23 is formed is mounted on the contactor wafer 15.
- the test circuit 23 is formed on the wafer 15d different from the contactor wafer 15 by a semiconductor process, and the wafer 15d on which the test circuit 23 is formed is insulated from the wafer 15d.
- the layer 52 is mounted so as to face the contactor wafer 15.
- some electrode elements of the semiconductor element 51 are formed on the back surface (upper surface) of the wafer 15d by through electrodes 62c formed in the through holes 61c that penetrate the wafer 15d from one surface to the other surface. It is electrically connected to the pad 63c.
- some electrode terminals of the semiconductor element 51 are pads 58 a formed on the upper surface of the contactor wafer 15. Is electrically connected.
- the alignment method in the present embodiment includes the substrate inspection method according to the embodiment of the present invention.
- FIG. 9A (a) schematically shows a cross section of the wafer 16 after the step S11 is performed.
- the surface of the electrode pad 18 that has been subjected to the hydrophilic treatment is represented by 18a.
- the hydrophilic treatment can be performed by, for example, selectively irradiating UV light through a mask after applying a photocatalyst.
- the dummy electrode pad may be hydrophilized.
- a hydrophobization process is performed to hydrophobize regions other than the electrode pads 18.
- the hydrophobic treatment can be performed, for example, by selectively applying a hydrophobic material such as an organosilicon compound. However, in other embodiments, the hydrophobizing process may not be performed.
- a liquid supply step is performed on the wafer 16 in which the electrode pad 18 has a hydrophilic surface 18a and the other region is subjected to a hydrophobic treatment (S12). Specifically, the liquid is supplied onto and around the surface 18a of the electrode pad 18 that has been subjected to hydrophilic treatment.
- the liquid can be supplied by various supply methods such as coating, spraying, and discharging.
- droplets 19 are formed on and around the surface 18a of the electrode pad 18 subjected to the hydrophilic treatment. It is not necessary to supply the liquid directly to the hydrophilic surface 18a of the electrode pad 18.
- the liquid moves from the hydrophobized region to the hydrophilized surface 18a, and as shown in FIG. A droplet 19 is formed.
- the liquid droplets 19 may be formed by selectively applying a liquid onto the electrode pad 18 by using an ink jet printing technique.
- the liquid (droplet 19) to be supplied has conductivity.
- a liquid having hydrophilicity for example, a liquid containing moisture is preferable.
- a hydrophobic (lipophilic) liquid can be used.
- the liquid is also applied to the dummy electrode pad.
- the mounting process includes a mounting step (S13) for mounting the contactor wafer 15 on the wafer 16, a positioning step (S14) for positioning the contactor wafer 15 with respect to the wafer 16, and the wafer.
- An etching step (S15) for cleaning the 16 electrode pads 18 and the contact portion 21a of the contactor wafer 15 is included.
- the contactor wafer 15 is placed on the wafer 16 on which the droplets 19 are supplied to the surface 18a of the electrode pad 18. Specifically, first, alignment is performed so that the electrode pad 18 and the contact portion 21a formed on the surface of the lead-out wiring 21 of the contactor wafer 15 face each other by an alignment mechanism or the like provided in the substrate inspection apparatus. . This alignment does not require high alignment accuracy. Next, the contactor wafer 15 is placed on the wafer 16 in a state where the droplets 19 are formed on and around the surface 18a of the electrode pad 18 that has been subjected to hydrophilic treatment. Further, when placing, it is not necessary to apply a force in the lateral (horizontal) direction to the contactor wafer 15.
- the contact portion 21a of the contactor wafer 15 to be placed may be subjected to a hydrophilic treatment similarly to the electrode pad 18 of the wafer 16. Or you may form the contact part 21a using materials which have hydrophilic property, such as a metal with good wettability with respect to a liquid.
- the contactor wafer 15 may be mounted on the wafer 16 by a transfer device (not shown) provided separately from the test head 12 integrated with the contactor holder 14. Alternatively, the contactor wafer 15 may be placed on the wafer 16 by separating and dropping the contactor wafer 15 previously held on the contactor holder 14 of the test head 12 from the contactor holder 14 on the wafer 16.
- the contactor wafer 15 placed on the wafer 16 is aligned in a self-aligned manner with respect to the wafer 16 as shown in FIG. 9A (d) (S14).
- the contactor wafer 15 moves to the wafer 16 as the droplet 19 moves so as to contact the hydrophilic surface 18 a of the electrode pad 18 of the wafer 16 and the corresponding contact portion 21 a of the contactor wafer 15.
- the droplets 15 themselves can stay between the surface 18a and the contact portion 21a due to surface tension without spreading. Therefore, in terms of utilizing surface tension, it is more preferable to use a hydrophilic liquid and make the electrode pad 18 and the contact portion 21a hydrophilic.
- the dummy electrode pad and the dummy contact portion come into contact with each other through the liquid and are aligned.
- the contactor wafer 15 and the wafer 16 are aligned as described above, the contactor wafer 15 and the wafer 16 are left as they are for a predetermined period as shown in FIG. 9B (e).
- the surface of the electrode pad 18 and / or the contact portion 21a is reduced or etched by the droplet 19 (S15). That is, even when a film of an oxide film or contamination is formed on the surface of the electrode pad 18 and / or the contact portion 21a, the oxide film or the film is reduced by the droplets 19, or It is removed by etching.
- a liquid (droplet 19) having a property of reducing the oxide film or the like or a property of etching the oxide film or the like is used. Further, by performing such reduction or etching, the electrical contact between the electrode pad 18 and the contact portion 21a can be improved.
- FIG. 9B (f) by lowering the contactor holder 14, a force is applied so as to press the contactor wafer 15 against the wafer 16, and the contactor wafer 15 and the wafer 16 are fixed in contact with each other.
- a fixing step is performed (S16).
- illustration of the contact portion 21a is omitted, and the lead-out wiring 21 and the contact portion 21a are shown integrally.
- the alignment step (S14) since the electrode pad 18 and the contact portion 21a have already been aligned, it is only necessary to apply a downward force in the fixing step (S16). Further, in the etching step (S15), since the oxide film such as the surface of the electrode pad 18 is removed, it is not necessary to apply a force to the contactor wafer 15 in the lateral direction.
- the contact 22 of the contactor wafer 15 and the contact of the contactor holder 14 are electrically connected.
- the inspected (electronic) circuit formed in the wafer 16 passes through the contact portion 21a formed in the contactor wafer 15, the test circuit 23, the contact 22, and the wiring 22a formed in the contactor holder 14. Connected to the tester body 11.
- an inspection process for inspecting the circuit to be inspected of the wafer 16 connected to the tester body 11 is performed (S17).
- the switch and driver of the test circuit 23 provided on the contactor wafer 15 are controlled to generate a signal, and the generated signal is a circuit to be inspected on the wafer 16.
- a predetermined output signal is generated in the circuit under test.
- This output signal is output from the electrode pad 18 for output of the wafer 16, is read by controlling the switch and comparator of the test circuit 23 of the contactor wafer 15, and the read signal is sent to the tester body 11. Then, in the tester body 11, it is determined whether or not the circuit to be inspected of the wafer 16 is operating normally.
- the present embodiment generation of inspection signals and signal reading are performed on the contactor wafer 15 adjacent to the wafer 16.
- the wiring length from the wafer 16 to the circuit for reading signals can be shortened.
- the circuit wiring length is long, the parasitic capacitance parasitic on the circuit wiring is remarkably increased, and in particular, high frequency signals cannot be detected with high accuracy. Therefore, in this embodiment, when inspecting a semiconductor substrate having a circuit operating at a high frequency, particularly at a high frequency of 1 GHz or more, the substrate inspection can be performed with higher accuracy than a conventional substrate inspection apparatus.
- a separation process is performed (S18).
- the contactor holder 14 is raised while holding the contactor wafer 15, and the contactor wafer 15 and the wafer 16 are separated.
- FIGS. 10A and 10B show the contactor holder 14, the contactor wafer 15, the wafer 16, and the like before and after the separation process using the application of pressure.
- the through hole 74 may be provided at the center of the contactor wafer 15 or may be provided around the contactor wafer 15 where the contact portion 21a is not provided.
- gas may be blown between the contactor wafer 15 and the wafer 16 from the periphery of the wafer 16 without providing the through hole 74 in the contactor wafer 15. Further, by reducing the atmosphere, it can be detached without requiring a high pressure. In addition, by selecting and using a liquid whose adsorption force is weakened as it dries, the contactor wafer 15 and the wafer 16 can be separated without using a special method. Alternatively, it can be separated by pouring a liquid between the contactor wafer 15 and the wafer 16. In addition, the contactor wafer 15 may be moved to the separation processing chamber while being placed on the wafer 16 and separated therefrom.
- FIG. 11 is a flowchart for explaining the procedure of each step of the contactor wafer manufacturing method according to the present embodiment.
- FIG. 12 is a cross-sectional view and a top view schematically showing the structure of the contactor wafer in each step of the contactor wafer manufacturing method according to the present embodiment.
- FIGS. 12A to 12F show the structure of the contactor wafer after the steps S21 to S26 in FIG. 11 are performed.
- a cross-sectional view is shown on the left side
- a top view is shown on the right side.
- a substrate preparation process is performed (S21). Specifically, first, as shown in FIG. 12A, a wafer 15e on which a predetermined circuit is formed in advance by a semiconductor manufacturing technique including photolithography, film formation, and the like is prepared. Next, the test circuit 23 and the pad 27 formed separately by the insulating layer 26, the wiring 25, and the insulating layer 24 are formed on the lower surface of the wafer 15e.
- the test circuit 23 includes a driver, a comparator, and a switch.
- a through electrode 28 is formed in the wafer 15e, and the through electrode 28 electrically connects the test circuit 23 and a wiring 29 described later.
- a metal film 29a for forming the wiring 29 is formed on the upper surface of the wafer 15e (metal film forming step: S22).
- a mask is formed on the metal film 29a, and the metal film 29a exposed from the mask is etched to form the wiring 29 as shown in FIG. 12C (wiring forming step: S23).
- the etching at this time may be wet etching or dry etching.
- the wiring 29 is formed up to the periphery of the wafer 15e.
- the wiring 29 formed up to the peripheral part is used for exchanging signals with the inspection apparatus.
- an insulating layer 30 is formed on the surface of the wafer 15e where the wiring 29 is formed, and an opening is formed by photolithography and etching, as shown in FIG. The wiring 29 is exposed in the opening.
- a mask is formed at a position where the opening is to be formed, the insulating layer 30 is formed so as to cover the upper surface of the mask, the wiring 29, and the wafer 15e, and the mask is lifted off to open the insulating layer 30.
- a part may be formed.
- the insulating layer 30 may be formed by any method such as CVD, PVD, coating, vapor deposition, or the like as long as the previously formed wiring is not damaged.
- the insulating layer 30 may be made of a resin material such as polyimide in addition to silicon oxide.
- a lead wire 21 electrically connected to the wire 29 is formed (lead wire forming step: S25).
- a contact portion 21a is formed on the lead-out wiring 21 (contact portion forming step: S26).
- the contact portion 21 a may have a convex shape that protrudes from the upper surface of the insulating layer 30, or may have a planar shape that is the same height as the upper surface of the insulating layer 30.
- the contact portion 21a may have a concave shape lower than the surface of the wafer 15e. In this case, the electrode pad 18 of the wafer 16 to be inspected can be electrically connected via a conductive liquid.
- the contactor wafer 15 is manufactured by the manufacturing method as described above.
- the lead wire 21 formed in the lead wire forming step (S25) may be used instead of the contact portion 21a without performing the contact portion forming step (S26).
- the lead wiring 21 may be formed so as to protrude from the upper surface of the insulating layer 30.
- a hydrophilic treatment process for hydrophilizing the surface of the contact portion 21a may be performed.
- the hydrophilic treatment process can be performed using the same method as the hydrophilic treatment for the electrode pad 18 of the wafer 16 described with reference to FIG. 9A (a). That is, the hydrophilic treatment can be performed by selectively irradiating UV light with a mask after applying the photocatalyst. Further, the region other than the contact portion 21a of the contactor wafer 15 may be subjected to a hydrophobic treatment. In this case, the hydrophobizing treatment can be performed by selectively applying a water repellent material such as an organosilicon compound.
- the wiring 29 is formed in a lattice shape, and the lead-out wiring 21 and the contact portion 21a are also formed in a lattice shape. Is done.
- the shape is not limited to the lattice shape, and may be a shape other than the lattice shape, for example, a shape extending radially from the center of the wafer 16 as shown in FIGS. 13 (a) to 13 (f).
- the example shown in FIG. 13 differs from the example shown in FIG. 12 only in the shape of the arrangement of the lead wiring 21 and the contact portion 21a, and the cross-sectional shape is substantially the same.
- the contactor wafer may be designed to be as versatile as possible, and the unused contact portions may be insulated in accordance with the arrangement of the electrode pads on the wafer.
- the contact portion that is not used may be insulated before shipping the contactor wafer as a product, or may be performed immediately after the shipment.
- an insulation processing unit for example, a resist coating processing unit
- a conductive recovery processing (for restoration) unit for example, resist stripping / development processing
- the surface of the contact portion that is not used among the formed contact portions is covered with an insulating material.
- an insulating material for example, a resist can be used, and it can be applied by an ink jet printing method.
- the wiring that electrically connects the unused contact portions among the formed contact portions may be cut by, for example, a laser.
- the contactor is formed on the wafer.
- the wafer can be aligned with high accuracy, and the electrode pad of the substrate and the contact portion of the contactor wafer can be reliably electrically connected without applying a large load.
- the board inspection apparatus 10a includes a tester body 11a, a test head 12a, and an auto prober 13.
- the tester body 11a is an LSI (Large Scale Integrated) in which a circuit for generating a test signal for testing a circuit to be inspected on the wafer 16 to be inspected, a circuit for reading an output signal from the circuit to be inspected on the wafer 16, and the like are formed. Circuit) etc.
- the test head 12a is installed in the auto prober 13 so as to be moved up and down, and has a contactor holder 14a and a contactor wafer 15.
- the contactor holder 14a is provided below the test head 12a, and holds the contactor 15 on the lower surface side.
- the auto prober 13 has a chuck 17, which chucks the wafer 16.
- the tester body 11a has a circuit for wireless communication for exchanging signals in a contactless manner with the contactor wafer 15 using wireless communication, in addition to the circuit described above. Further, the contactor wafer 15 has a circuit for wireless communication for exchanging signals with the tester main body 11a using wireless communication. Using these wireless communication circuits, the tester body 11a and the contactor wafer 15 perform direct wireless communication.
- the contactor wafer 15 includes a contact portion 21a and a test circuit 23, and the test circuit 23 includes a wireless communication circuit (in FIG. 14, illustration of the contact portion 21a is omitted and drawn out).
- the wiring 21 and the contact part 21a are shown integrally.
- the test circuit 23 can be formed by a process (semiconductor process) using a semiconductor manufacturing technique. Further, as can be easily understood from the comparison between FIG. 14 and FIG. 1, the contact between the contactor wafer 15 and the tester holder 14 b is unnecessary, and the wiring for electrically connecting the contactor wafer 15 and the tester main body 11. Is also unnecessary.
- the tester main body 11a in the present embodiment functions as an inspection apparatus main body.
- the test head 12a and the contactor holder 14a in this embodiment serve as a fixing mechanism.
- test head 12a may be provided inside the auto prober 13 or may be provided outside the auto prober 13.
- an electric circuit configured when performing inspection using the substrate inspection apparatus according to the present embodiment will be described.
- the tester body 11a has a test generation 31 and a data processor 32.
- the data processor 32 includes a memory and an AD / DAC (analog digital / digital analog converter).
- AD / DAC analog digital / digital analog converter
- a large number of test circuit portions 15 a are formed on the contactor wafer 15.
- Each of the test circuit portions 15a includes a contact portion 21a and a test circuit 23.
- the test circuit 23 of the test circuit unit 15 a includes a driver 41, a comparator 42, a switch 43, and a voltage / current source 44.
- the tester body 11 a includes a wireless interface (I / F) 33 and an antenna 33.
- the test circuit 23 of the test circuit unit 15 a includes a wireless I / F 45 and an antenna 45.
- the wireless I / Fs 33 and 45 include a transmission system circuit and a reception system circuit.
- the transmission system and reception system circuits may be connected to the antenna via, for example, a duplexer.
- the wireless communication system is not particularly limited, and may be a general non-contact communication technique.
- a communication system used for a non-contact IC card used for electronic money or the like can be used.
- the structure of the contactor wafer according to the present embodiment is the same as that of the first embodiment except that a wireless communication circuit is included in the test circuit. That is, if the wireless I / F and the antenna 45 are formed in the test circuit 23, a contactor wafer having a structure similar to the various structures described in the first embodiment with reference to FIGS. 4 to 7 can be used. it can. In addition, alignment can be performed using the alignment method in the substrate inspection apparatus described with reference to FIGS. 8 to 10 in the first embodiment. Furthermore, a contactor wafer can be manufactured using the contactor wafer manufacturing method described with reference to FIG. 11 in the first embodiment.
- the present embodiment it is only necessary that alignment between the wafer and the contactor wafer can be performed, and the wafer and the contactor wafer can be electrically connected, and the contactor wafer and the contactor holder are not electrically connected. Also good. Moreover, it is not necessary to provide wiring in the contactor holder. Therefore, the structure of the contactor holder can be simplified.
- the board inspection apparatus 10b includes a tester body 11b, a test head 12b, and an auto prober 13.
- the test head 12b is installed in the auto prober 13 so as to be moved up and down, and has a contactor holder 14b and a contactor wafer 15.
- the contactor holder 14b is provided below the test head 12b and holds the contactor 15 on the lower surface side.
- the auto prober 13 has a chuck 17 that chucks and fixes the wafer 16.
- the contactor wafer 15 has a contact portion 21a and a test circuit 23 substantially in the same manner as in the second embodiment, and the test circuit 23 includes a wireless communication circuit.
- the contactor holder 14b is provided with a tester circuit wafer 80 including the circuit 81 and the wiring 82.
- the tester main body 11b in the present modification serves as an inspection apparatus main body. Further, the test head 12b and the contactor holder 14b in this modification function as a fixing mechanism.
- test head 12b may be provided inside the auto prober 13 or may be provided outside the auto prober 13.
- an electric circuit is constituted by a tester body 11 b, a tester circuit wafer 80, a contactor wafer 15, and a wafer 16.
- the contactor wafer 15 according to this modification has a driver 41, a comparator 42, a switch 43, a voltage / current source 44, a wireless I / F, and an antenna 45, substantially as in the second embodiment. .
- a contactor wafer having the same structure as the various structures described in the first embodiment with reference to FIGS. 4 to 7 can be used.
- the wafer 16 can be aligned using the alignment method in the substrate inspection apparatus described with reference to FIGS. 8 to 10 in the first embodiment.
- a contactor wafer can be manufactured using the contactor wafer manufacturing method described with reference to FIG. 11 in the first embodiment.
- the test generation 31, the data processor 32, the wireless I / F, and the antenna 33 provided in the tester body in the second embodiment are provided on the tester circuit wafer 80 in the contactor holder 14b. It has been. Therefore, a test signal is generated by the tester circuit wafer 80. Further, wireless communication is performed between the contactor wafer 15 (wireless I / F 45) and the tester circuit wafer 80 (wireless I / F 33).
- the data processor 32 includes a memory and an AD / DAC (analog digital / digital analog converter).
- the tester circuit wafer 80 is provided with an I / F 34 for a tester computer for exchanging signals with the tester main body 11b.
- the wireless I / Fs 33 and 45 have substantially the same configuration as the wireless I / Fs 33 and 45 in the second embodiment, and a substantially similar communication method can be used.
- the contactor wafer 15 and the wafer 16 can be aligned with high accuracy as in the first and second embodiments.
- a signal generated by the test generation 31 formed on the tester circuit wafer 80 in the contactor holder 14b and processed by the data processor 32 or the like is transmitted to the contactor wafer 15 by wireless communication. This is input to the circuit under test on the wafer 16 via the contactor wafer 15.
- a signal generated in the circuit to be inspected on the wafer 16 is transmitted from the contactor wafer 15 to the tester circuit wafer 80 by wireless communication. Accordingly, the communication distance and wiring length from the tester circuit wafer 80 to the wafer 16 can be shortened.
- the signal generation circuit portion is also provided in the vicinity of the wafer 16, so that when a semiconductor substrate having a circuit operating at a higher frequency, particularly at a high frequency of 1 GHz or more, is inspected, compared with a conventional substrate inspection apparatus. The substrate inspection can be performed with high accuracy.
- the wafer 16 and the contactor wafer 15 can be aligned with high accuracy, and the wafer 16 and the contactor wafer 15 can be electrically connected.
- the contactor wafer 15 and the contactor holder 14b may not be electrically connected via the contact. Therefore, the structure of the contactor wafer 15 and the contactor holder 14b can be simplified.
- FIG. 18 is a front view including a partial cross section showing the substrate inspection apparatus according to the present embodiment.
- the board inspection apparatus 10c according to the present embodiment includes a tester body 11c, a test head 12c, and an auto prober 13.
- the tester body 11c has substantially the same configuration as the tester body 11b in the modification of the second embodiment, and the auto prober 13 is also substantially the same as the auto prober 13 in the modification of the second embodiment. It has the composition of.
- the test head 12c in the present embodiment includes a contactor holder 14b, a contactor wafer 15, a lower contactor holder 114b, and a lower contactor wafer 115.
- the contactor holder 14b has substantially the same configuration as the contactor holder 14b of the modification of the second embodiment, and is attached to the lower part of the test head 12c.
- the contactor wafer 15 also has substantially the same configuration as that of the contactor wafer 15 of the modification of the second embodiment, and is held by the contactor holder 14b.
- the lower contactor holder 114 b has a recess on the lower surface side, and this recess engages with the chuck 17. Further, a lower side tester circuit wafer 180 including a circuit 181 having a wireless communication circuit (described later), a wiring 182 and the like is formed on the lower contactor holder 114b. The lower contactor holder 114b is electrically connected to the tester body 11c via the wiring 182. The lower contactor wafer 115 is held in a recess formed on the upper surface side of the lower contactor holder 114b.
- test circuit 123 includes a communication circuit (described later) and the like, and can exchange signals with the lower contactor holder 114b.
- a wafer 116 to be inspected is disposed between the lower contactor wafer 115 and the contactor wafer 15.
- the wafer 116 has an electrode pad 18 on the upper surface and an electrode pad 118 on the lower surface.
- the contactor portion 21 a of the contact wafer 15 is electrically connected to the corresponding electrode pad 18, and the contactor portion 121 b of the contactor wafer 115 is electrically connected to the corresponding electrode pad 118.
- the contactor holder 14b is referred to as an upper contactor holder 14b
- the contactor wafer 15 is referred to as an upper contactor wafer 15
- the tester circuit wafer 80 is referred to as an upper tester circuit wafer 80.
- the tester main body 11c, the upper tester circuit wafer 80, the upper contactor wafer 15, and the wafer 116 constitute one electric circuit.
- the upper tester circuit wafer 80 has a test generation 31, a data processor 32, a wireless I / F 33, an antenna 33, and an I / F 34 with a tester computer, similarly to the tester circuit wafer 80 according to the modification of the second embodiment. . These are formed in the circuit 80 (FIG. 18) in the tester circuit wafer 80.
- the upper contactor wafer 15 is the same as the modification of the second embodiment, and includes a driver 41, a comparator 42, a switch 43, a voltage / current source 44, a wireless I / F 45, and an antenna 45.
- the tester body 11c, the lower tester circuit wafer 180, the lower contactor wafer 115, and the wafer 116 constitute another electrical circuit.
- the lower tester circuit wafer 180 is similar to the (upper surface side) tester circuit wafer 80, and includes a test generation 131, a data processor 132, a wireless I / F 133, an antenna 133, and an I / F 134 with a tester computer.
- the lower contactor wafer 115 is the same as the upper contactor wafer 15, and includes a driver 141, a comparator 142, a switch 143, a voltage / current source 144, a wireless I / F 145, and an antenna 145.
- the upper contactor wafer 15 according to the present embodiment can have various structures described with reference to FIGS. 4 to 7 in the first embodiment. Furthermore, the upper contactor wafer 15 can be manufactured by using the contactor wafer manufacturing method described with reference to FIG. 11 in the first embodiment.
- the lower contactor wafer 115 can also have the same structure as that of the first embodiment, and can be manufactured using the contactor wafer manufacturing method according to the first embodiment.
- the wiring 122a drawn from the tester circuit wafer 180 provided in the lower contactor holder 114b and the tester body 11c may be connected by a wiring (not shown) or connected via a wireless communication circuit (not shown). May be.
- FIG. 20 is a flowchart for explaining the procedure of each step of the alignment method in the substrate inspection apparatus according to this embodiment.
- 21A to 21D are cross-sectional views schematically showing a contactor and a wafer to be inspected in each step of the alignment method in the substrate inspection apparatus according to the present embodiment.
- FIG. 20 shows not only the alignment method in the substrate inspection apparatus, but also the substrate inspection method including the alignment method.
- a lower surface side hydrophilization process is performed (S31). Specifically, a wafer 116 manufactured as a laminated substrate by bonding or the like and having electrode pads formed on both upper and lower surfaces is prepared, and the lower surface side electrode pad 118 formed on the lower surface is subjected to a hydrophilic treatment. In the present embodiment, the hydrophobic treatment is performed on the region other than the lower surface side electrode pad 118. In FIG. 21A (a) to FIG. 21A (d), the surface of the lower surface side electrode pad 118 subjected to the hydrophilic treatment is denoted by 118a.
- the hydrophilic treatment of the lower surface side electrode pad 118 and the water repellent treatment of the region other than the lower surface side electrode pad 118 can be performed in the same manner as the method described in the first embodiment.
- the lower surface side dummy electrode pad may be hydrophilized.
- a lower surface side liquid supply process is performed (S32). Specifically, the liquid is supplied onto the lower contactor wafer 115 which is accommodated in the recess on the upper surface side of the lower contactor holder 114b and the lower surface contact portion 121a is subjected to a hydrophilic treatment. As a result, as shown in FIG. 21A (b), droplets 119 are formed on and around the lower surface side contact portion 121a formed on the surface of the extraction electrode 121 of the lower contactor wafer 115.
- the material of the liquid, and the method of applying the liquid refer to the first embodiment.
- the liquid is also applied to the dummy contact portion, and droplets are also formed on the dummy contactor portion.
- the lower surface side mounting process includes a mounting step (S33), an alignment step (S34), and an etching step (S35).
- the wafer 116 is placed on the lower contactor wafer 115 on which the droplet 119 is formed. That is, the wafer 116 is placed on the lower contactor wafer 115 so that the lower surface side contact portion 121a formed on the surface of the extraction electrode 121 of the lower contactor wafer 115 and the lower surface side electrode pad 118 are in contact with each other through the droplet 119. Is placed.
- the wafer 116 and the lower contactor wafer 115 are aligned prior to the placing step, but this alignment does not require high alignment accuracy. Further, when placing, it is not necessary to apply force to the wafer 116 in any direction.
- the lower surface contact portion 121a of the lower contactor wafer 115 may be subjected to a hydrophilic treatment in the same manner as the lower surface side electrode pad 118 of the wafer 116. Or you may form the lower surface side contact part 121a using materials which have hydrophilic property, such as a metal with good wettability with respect to a liquid.
- the mounting operation of mounting the wafer 116 on the lower contactor wafer 115 may be performed by a transfer device (not shown).
- the wafer 116 placed on the lower contactor wafer 115 in the placing step (S33) is positioned in a self-aligned manner by the surface tension of the lower contactor wafer 115 and the droplet 119, as shown in FIG. 21A (d). To be combined.
- the lower surface side dummy electrode pad described above is provided on the wafer 116 and the lower surface side dummy contact portion described above is provided on the lower contactor wafer 115, the lower surface side dummy electrode pad and the lower surface side dummy contact portion are interposed via the liquid. Touch and align.
- the wafer 116 and the lower contactor wafer 115 are aligned in the placing step (S33), as shown in FIG. 21B (e), the wafer 116 and the lower contactor wafer 115 are left as they are for a predetermined period. .
- the surface of the lower surface side electrode pad 118 of the wafer 116 and / or the surface of the lower surface side contact portion 121a of the lower contactor wafer 115 is reduced or etched by the droplet 119. That is, even when the surface of the lower surface side electrode pad 118 and / or the surface of the lower surface side contact part 121a is formed with an oxide film or a contamination, it can be removed by the droplet 119.
- the liquid that becomes the droplet 119 it is possible to use a liquid that has the property of reducing the oxide film or the like, or that has the property of etching the oxide film or the like, as in the first embodiment.
- a lower surface side fixing step is performed (S36). Specifically, as shown in FIG. 21B (f), a force is applied to press the wafer 116 against the lower contactor wafer 115 to bring the lower surface side electrode pad 118 and the lower surface side contact portion 121a into close contact with each other. (Note that in FIG. 21B (f) to FIG. 21D (l), the lower surface side contact portion 121a is not shown, and the lead-out wiring 121 and the lower surface side contact portion 21a are shown integrally.) Since the surface of the electrode pad 118 and the surface of the lower surface side contact portion 121a are cleaned by the liquid droplets 119, it is not necessary to apply a force to the wafer 116 in the lateral direction.
- the lower surface side fixing step may be omitted and the wafer 116 and the lower contactor wafer 115 may be fixed when performing the upper surface side fixing step (S42) described later.
- an upper surface side hydrophilic treatment process is performed (S37). Specifically, a hydrophilic treatment is performed on the upper surface side electrode pad 18 of the wafer 116. In the present embodiment, the hydrophobic treatment is performed on the region other than the upper surface side electrode pad 18.
- the hydrophilization treatment and the hydrophobization treatment can be performed by a method similar to the method described in the first embodiment.
- FIG. 21B (g) to FIG. 21C (j) the surface of the electrode pad 18 that has been subjected to the hydrophilic treatment (upper surface side) is represented by 18a.
- an upper surface side liquid supply step is performed (S38). Specifically, the liquid is supplied onto the wafer 116 by a method similar to the method described in the first embodiment. As a result, as shown in FIG. 21C (h), droplets 19 are formed on and around the surface 18a.
- the upper surface side placing process includes a placing step (S39), an alignment step (S40), and an etching step (S41).
- the upper surface side contactor wafer 15 is transported by the wafer transport arm 90 above the wafer 116 having the droplets 19 formed on the surface thereof. Placed on. At this time, it is not necessary to perform alignment by the wafer transfer arm 90 with high accuracy. Further, when mounting, it is not necessary to apply force to the wafer 116 also in the lateral (horizontal) direction.
- hydrophilic treatment may be performed also on the upper surface side contact portion 21 a of the upper surface side contactor wafer 15 in the same manner as the upper surface side electrode pad 18 of the wafer 116. Or you may form the upper surface side contact part 21a using materials which have hydrophilic property, such as a metal with good wettability with respect to a liquid.
- the upper surface side contactor wafer 15 placed on the wafer 116 is aligned in a self-aligned manner with the surface tension of the liquid droplet 19 between the upper surface side contactor wafer 15 and the wafer 116 in S40 as shown in FIG. 21C (j).
- the (upper surface side) dummy electrode pad and the (upper surface side) contactor wafer 15 has the above-mentioned (upper surface side) dummy contact portion, the (upper surface side) dummy electrode pad and (upper surface side) Side)
- the dummy contact portion comes into contact with the liquid and is aligned.
- the upper contactor wafer 15 is left as it is for a predetermined period. During this time, the surface of the upper electrode pad 18 of the wafer 116 and / or the surface 18a of the lower contact portion 18 of the upper contactor wafer 15 is reduced or etched by the droplet 119. That is, even when a film made of an oxide film or contamination is formed on the surface of the upper surface side electrode pad 18 and / or the surface of the lower surface side contact portion 121a, it can be removed by the droplet 119.
- an upper surface side fixing step is performed (S42). Specifically, as shown in FIG. 21D (l), the contactor holder 15b is lowered and the contactor wafer 15 is pushed down by a method similar to the method described in the first embodiment. Is fixed in contact. (In FIG. 21D (l), illustration of the lower surface side contact portion 121a is omitted.)
- the inspection process is performed in substantially the same manner as the inspection process (S17 in FIG. 8) described in the first embodiment (S43).
- the lower surface side of the wafer 116 is also inspected. Specifically, a signal is transmitted from the tester main body 11c to the lower contactor wafer 115 via the lower surface tester circuit wafer 180 in the lower contactor holder 114b by wireless communication, and based on the transmitted signal, the lower contactor Signals are generated by controlling the switches and drivers of the test circuit 123 provided on the wafer 115, and the generated signals are sent to the input side of the lower surface side of the circuit under test on the wafer 116.
- the signal generated from the output side on the lower surface side of the circuit under test of the wafer 116 is read by controlling the switch and the comparator of the test circuit 123 of the lower contactor wafer 115, and the read signal is read by the lower contactor.
- the wafer 115 is sent to the lower surface side tester circuit wafer 180 by wireless communication, and further sent to the tester body 11c.
- a separation process (S44) is performed. This separation step can be performed in the same manner as the separation step (S18) in the first embodiment.
- the substrate inspection apparatus and the contactor wafer according to the present embodiment, even when the wafer 116 has electrode pads on the upper and lower surfaces, the wafer 116, the contactor wafer 15 and the contactor wafer 115 are aligned with high accuracy. it can.
- the wiring length from the wafer 116 to the circuit for reading signals can be shortened, and when inspecting a semiconductor substrate having a circuit operating at a high frequency, particularly a high frequency of 1 GHz or more, Substrate inspection can be performed with higher precision than conventional substrate inspection apparatuses.
- FIG. 22 is a front view including a partial cross section showing the substrate inspection apparatus according to the present embodiment.
- the substrate inspection apparatus 10d according to this embodiment includes a tester body 11d, a test head 12d, and an auto prober 13.
- the auto prober 13 has substantially the same configuration as the auto prober 13 in the first embodiment.
- the test head 12d has a contactor holder 14c and a contactor wafer 15f.
- the contactor holder 14c and the contactor wafer 15f are electrically connected to each other via a contact 22 provided on the contactor wafer 15f.
- the contact wafer 15f is provided with a contact portion 21a that contacts the electrode pad 18 of the wafer 16 to be inspected.
- the contactor wafer 15f is not provided with a test circuit such as a driver, a comparator, a switch, and a voltage / current source.
- a test circuit may be provided in the tester body 11d, or a tester circuit wafer including the test circuit may be provided in the contactor holder 14c.
- alignment can be performed using the alignment method in the substrate inspection apparatus described with reference to FIGS. 8 to 10 in the first embodiment.
- FIG. 23 is a cross-sectional view (left side) and a top view (right side) schematically showing the structure of the contactor wafer in each step of the contactor wafer manufacturing method according to the present embodiment.
- a wafer 15f is prepared. As described above, in the present embodiment, no test circuit is formed in the wafer 15f. Next, as shown in FIG. 23B, a metal film 29a for forming the wiring 29 is formed on the wafer 15f.
- etching may be wet etching or dry etching.
- the insulating layer 30 is formed on the entire surface of the wafer 15f on which the wiring 29 is formed, and an opening is formed in the insulating layer 30 by photolithography and etching, as shown in FIG.
- the wiring 29 is exposed in the opening.
- a mask is formed at a position where the opening is to be formed, the insulating layer 30 is formed so as to cover the upper surface of the mask, the wiring 29, and the wafer 15f, and the mask is lifted off, thereby opening the insulating layer 30.
- a part may be formed.
- the insulating layer 30 may be formed by any method such as CVD, PVD, coating, vapor deposition, or the like as long as the previously formed wiring is not damaged.
- the insulating layer 30 may be made of a resin material such as polyimide in addition to silicon oxide.
- the opening portion of the insulating layer 30 is filled with metal by plating or the like, thereby forming the lead wiring 21 that is electrically connected to the wiring 29 as shown in FIG.
- a contact portion 21a is formed on the lead-out wiring 21 drawn to the upper surface.
- the contact portion 21a is preferably formed of a hydrophilic metal.
- the upper surface of the contact portion 21 a may be at the same height as the upper surface of the insulating layer 30, and may protrude in a convex shape from the upper surface of the insulating layer 30. Even in the case where a recess lower than the surface of the insulating layer 30 is formed, it can be electrically connected to the electrode pad 18 (FIG. 22) of the wafer 16 to be inspected via a conductive liquid.
- the lead-out wiring 21 instead of the contact part 21a, without forming the contact part 21a.
- the lead wiring 21 may be formed so as to protrude from the upper surface of the insulating layer 30.
- a photocatalyst is applied, and the contact portion 21a ( Or you may perform a hydrophilic treatment with respect to the extraction wiring 21). Moreover, you may hydrophobize with respect to area
- the hydrophobizing treatment can be performed by selectively applying a water repellent material such as an organosilicon compound.
- a contactor wafer is manufactured by the manufacturing method as described above.
- the wafer to be inspected and the contactor wafer can be easily aligned in a self-aligning manner, and the wafer and the contactor wafer can be easily electrically connected.
Landscapes
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Engineering & Computer Science (AREA)
- Manufacturing & Machinery (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Testing Or Measuring Of Semiconductors Or The Like (AREA)
- Testing Of Individual Semiconductor Devices (AREA)
- Measuring Leads Or Probes (AREA)
Abstract
Description
(第1の実施形態)
始めに、図1から図12を参照し、第1の実施形態に係る基板検査装置、コンタクタウェハ、基板検査装置における位置合わせ方法、およびコンタクタウェハの製造方法について説明する。
図2に示すように、基板検査装置を用いて検査を行う場合、テスター本体11、コンタクタウェハ15、およびウェハ16により電気回路が構成される。テスター本体11は、テストジェネレーション31およびデータプロセッサ32を有する。データプロセッサ32は、データプロセッサに加え、メモリおよびAD/DAC(アナログデジタル/デジタルアナログコンバータ)を有する。コンタクタウェハ15は、図2に示すブロック図の上方に挿入されたコンタクタウェハ15の平面図に示すように、複数のテスト回路部15aを有する。テスト回路部15aのそれぞれは、コンタクトパッド(コンタクト部)21aおよびテスト回路23を有する。テスト回路部15aのテスト回路23は、ドライバ41、コンパレータ42、およびスイッチ43を有する。
図4に示す例では、テスト回路23は、半導体プロセスによりコンタクタウェハ15自体に形成されている。図4に示すように、コンタクタウェハ15の上面側に、半導体プロセスにより、例えばMOSFET等よりなる半導体素子51が形成され、スイッチ、ドライバ、およびコンパレータが形成される。コンタクタウェハ15の上面側に形成された半導体素子51は絶縁層52により被覆される。半導体素子51の電極端子(半導体素子51がMOSFETの場合、ソース53、ドレイン54、およびゲート55に対応する電極端子)は、配線56およびビア電極57等により、絶縁層52の表面に形成される、対応するパッド58と電気的に接続される。一方、コンタクタウェハ15の一部には、コンタクタウェハ15をその上面から下面まで貫通する貫通孔61が形成され、コンタクタウェハ15の上面側に形成された半導体素子51の一部の電極端子は、貫通孔61に形成された貫通電極62により、ウェハ15の下面に形成される、対応するパッド63と電気的に接続される。
具体的には、親水化処理された電極パッド18の表面18aの上および周囲に液体が供給される。液体は、たとえば、塗布、噴霧、吐出、等の種々の供給方法により供給することができる。液体の供給により、図9A(b)に示すように、親水化処理された電極パッド18の表面18aおよびその周囲に液滴19が形成される。
なお、電極パッド18の親水化処理された表面18aに対して液体を直接供給しなくてもよい。ウェハ16の表面全面に液体を薄く塗布する場合でも、疎水化処理をした領域から親水化処理した表面18aへ液体が移動するため、図9A(b)に示すように、表面18aおよびその周囲に液滴19が形成される。また、インクジェット印刷技術を用いて、電極パッド18上に選択的に液体を塗布し、液滴19を形成してもよい。
次に、図14および図15を参照し、第2の実施形態に係る基板検査装置およびコンタクタウェハについて説明する。以下の説明において、先に説明した部分には同一の符号を付し、説明を省略する場合がある(以下の変形例、実施形態についても同様)。
図15に示すように、基板検査装置10aにおいて、テスター本体11a、コンタクタウェハ15、およびウェハ16より電気回路が構成される。この電気回路の大部分の構成は、第1の実施形態と同様である。テスター本体11aは、テストジェネレーション31、およびデータプロセッサ32を有する。データプロセッサ32は、データプロセッサに加え、メモリおよびAD/DAC(アナログデジタル/デジタルアナログコンバータ)を有する。コンタクタウェハ15には、図14に示すブロック図の上方に挿入されたコンタクタウェハ15の平面図に示すように、多数のテスト回路部15aが形成されている。テスト回路部15aのそれぞれは、コンタクト部21aおよびテスト回路23を有する。テスト回路部15aのテスト回路23は、ドライバ41、コンパレータ42、スイッチ43、および電圧/電流源44を有する。
次に、図16および図17を参照し、第2の実施形態の変形例に係る基板検査装置およびコンタクタウェハについて説明する。
次に、図18および図19を参照し、第3の実施形態に係る基板検査装置およびコンタクタウェハについて説明する。
テスター本体11cは、第2の実施形態の変形例におけるテスター本体11bと実質的に同一の構成を有し、オートプローバ13もまた第2の実施形態の変形例におけるオートプローバ13と実質的に同一の構成を有している。一方、本実施形態におけるテストヘッド12cは、コンタクタホルダ14b、コンタクタウェハ15、下側コンタクタホルダ114b、および下側コンタクタウェハ115を有している。コンタクタホルダ14bは、第2の実施形態の変形例のコンタクタホルダ14bと実質的に同一の構成を有し、テストヘッド12cの下部に取り付けられている。コンタクタウェハ15もまた第2の実施形態の変形例のコンタクタウェハ15と実質的に同一の構成を有し、コンタクタホルダ14bに保持されている。
次に、図22から図23を参照し、第4の実施形態に係る基板検査装置、コンタクタウェハおよびコンタクタウェハの製造方法について説明する。
Claims (19)
- 電子回路および電極パッドが形成される基板を電気的に検査するための検査装置本体部と、
導電性材料により形成されるコンタクト部を含み、前記検査装置本体部に電気的に接続される第1のコンタクタと
を備え、
前記コンタクト部と前記基板の電極パッドとが、導電性を有する液体を介し電気的に接続される基板検査装置。 - 前記電極パッドは親水性を有し、
前記第1のコンタクタは、前記コンタクト部が、表面に液体が供給された前記基板上に載置されることによって、前記基板に対して位置合わせされる、請求項1に記載の基板検査装置。 - 前記液体は、前記コンタクト部かつ/又は前記電極パッドの酸化膜をエッチングする性質を有する、請求項1に記載の基板検査装置。
- 前記コンタクト部は親水性を有する、請求項1に記載の基板検査装置。
- 前記基板に対して位置合わせされた前記第1のコンタクタを、前記基板に押さえつけて固定する固定機構を更に備える、請求項1に記載の基板検査装置。
- 前記第1のコンタクタは、前記固定機構と電気的に接続される接点を有し、
前記固定機構が前記検査装置本体部と電気的に接続され、
前記接点および前記固定機構を介して、前記第1のコンタクタと前記検査装置本体部との間で信号の授受が行われる、請求項5に記載の基板検査装置。 - 前記第1のコンタクタは無線通信回路を有し、
前記無線通信回路を介して、前記第1のコンタクタと前記検査装置本体部との間で信号の授受が行われる、請求項1に記載の基板検査装置。 - 前記第1のコンタクタにはダミーコンタクト部が形成され、
前記ダミーコンタクト部は親水性を有する、請求項1に記載の基板検査装置。 - 前記第1のコンタクタには、ドライバ、コンパレータ、およびスイッチを含む回路が設けられる、請求項1に記載の基板検査装置。
- 前記第1のコンタクタには、表面が絶縁性材料により被覆された前記コンタクト部がある、請求項1に記載の基板検査装置。
- 前記絶縁性材料はレジストである、請求項10に記載の基板検査装置。
- 前記レジストは、インクジェット印刷法を用いて塗布される、請求項11に記載の基板検査装置。
- 前記第1のコンタクタには、電気的に接続されていない前記コンタクト部がある、請求項1に記載の基板検査装置。
- 導電性材料により形成されるコンタクト部を含み、前記検査装置本体部に電気的に接続される第2のコンタクタを更に備え、
前記第1のコンタクタの前記コンタクト部が、前記基板の上面に形成される電極パッドに対し、導電性を有する液体を介して電気的に接続し、
前記第2のコンタクタの前記コンタクト部が、前記基板の下面に形成される電極パッドに対し、導電性を有する液体を介して電気的に接続する、請求項1に記載の基板検査装置。 - 電子回路および電極パッドが形成される基板を電気的に検査するための基板検査装置の検査装置本体部に対して基板を電気的に接続するコンタクタと、前記基板とを位置合わせする基板検査装置における位置合わせ方法において、
前記基板の上面に形成された電極パッドを親水化処理する第1の親水化処理工程と、
前記基板上に液体を供給する第1の液体供給工程と、
表面に液体が供給された前記基板上に前記第1のコンタクタを載置する第1の載置工程と、
前記第1のコンタクタと前記基板とを前記液体により位置合わせする位置合わせ工程と
を含む、基板検査装置における位置合わせ方法。 - 前記液体は導電性を有する、請求項15に記載の位置合わせ方法。
- 前記液体は、前記コンタクト部かつ/又は前記電極パッドの酸化膜をエッチングする性質を有する、請求項15に記載の位置合わせ方法。
- 前記第1のコンタクタに設けられ、前記電極パッドと電気的に接続されるコンタクト部が、親水性を有する、請求項15に記載の位置合わせ方法。
- 前記基板の下面に形成された電極パッドを親水化処理する第2の親水化処理工程と、
前記検査装置本体部に対して前記基板を電気的に接続する第2のコンタクタのコンタクト部に液体を供給する第2の液体供給工程と、
前記基板を、表面に液体が供給された前記第2のコンタクタ上に載置する第2の載置工程と、
前記第2のコンタクタと前記基板とを前記液体により位置合わせする位置合わせ工程と
を更に含む、請求項15に記載の位置合わせ方法。
Priority Applications (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201080040313XA CN102483438A (zh) | 2009-09-11 | 2010-09-09 | 基板检查装置以及基板检查装置中的对位方法 |
KR1020127009307A KR101336492B1 (ko) | 2009-09-11 | 2010-09-09 | 기판 검사 장치 및 기판 검사 장치에 있어서의 위치 맞춤 방법 |
US13/395,291 US20120169365A1 (en) | 2009-09-11 | 2010-09-09 | Substrate inspecting apparatus and aligning method in substrate inspecting apparatus |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2009-211003 | 2009-09-11 | ||
JP2009211003A JP2011059021A (ja) | 2009-09-11 | 2009-09-11 | 基板検査装置及び基板検査装置における位置合わせ方法 |
Publications (1)
Publication Number | Publication Date |
---|---|
WO2011030834A1 true WO2011030834A1 (ja) | 2011-03-17 |
Family
ID=43732503
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/JP2010/065556 WO2011030834A1 (ja) | 2009-09-11 | 2010-09-09 | 基板検査装置および基板検査装置における位置合わせ方法 |
Country Status (6)
Country | Link |
---|---|
US (1) | US20120169365A1 (ja) |
JP (1) | JP2011059021A (ja) |
KR (1) | KR101336492B1 (ja) |
CN (1) | CN102483438A (ja) |
TW (1) | TW201131685A (ja) |
WO (1) | WO2011030834A1 (ja) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2020020918A (ja) * | 2018-07-31 | 2020-02-06 | セイコーエプソン株式会社 | 液晶装置および電子機器 |
Families Citing this family (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2013088288A (ja) * | 2011-10-18 | 2013-05-13 | Fujitsu Semiconductor Ltd | 検査装置及び検査システム |
JP2014045168A (ja) * | 2012-07-30 | 2014-03-13 | Tokyo Electron Ltd | 不純物拡散方法 |
CN102830342B (zh) * | 2012-08-29 | 2017-05-10 | 上海华虹宏力半导体制造有限公司 | 芯片测试方法以及芯片制造方法 |
WO2015123861A1 (zh) * | 2014-02-21 | 2015-08-27 | 华为技术有限公司 | 处理视频的方法、终端和服务器 |
KR101957924B1 (ko) | 2015-02-10 | 2019-03-15 | 포항공과대학교 산학협력단 | 신규한 이황화결합을 가진, 개량된 고온 안정성 탄산무수화효소 및 이의 이용 |
JP6596374B2 (ja) * | 2016-03-28 | 2019-10-23 | 東京エレクトロン株式会社 | 基板検査装置 |
JP6727651B2 (ja) * | 2016-09-30 | 2020-07-22 | 株式会社ヒューモラボラトリー | チップ電子部品の電気特性の連続的な検査方法 |
JP6804353B2 (ja) * | 2017-03-22 | 2020-12-23 | 東京エレクトロン株式会社 | ウエハ検査装置及びウエハ検査装置の診断方法 |
JP7010143B2 (ja) * | 2018-05-24 | 2022-02-10 | 三菱電機株式会社 | 絶縁基板の検査方法、検査装置 |
Citations (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH065669A (ja) * | 1992-06-18 | 1994-01-14 | Matsushita Electric Ind Co Ltd | 半導体素子検査用配線基板とそれを用いた半導体素子検査方法 |
JP2000138266A (ja) * | 1998-11-04 | 2000-05-16 | Mitsubishi Materials Corp | 半導体ウエハの電気的特性の測定方法 |
JP2001083208A (ja) * | 1999-09-13 | 2001-03-30 | Nec Corp | 半導体チップ解析用プローバ及び半導体チップ解析装置 |
JP2002350480A (ja) * | 2001-05-24 | 2002-12-04 | Toppan Printing Co Ltd | 電気検査治具。 |
JP2006058104A (ja) * | 2004-08-19 | 2006-03-02 | Matsushita Electric Ind Co Ltd | 半導体装置の検査装置 |
JP2007279014A (ja) * | 2006-03-13 | 2007-10-25 | Serubakku:Kk | 集積回路検査装置およびその製造方法 |
Family Cites Families (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH0743383A (ja) * | 1993-07-27 | 1995-02-14 | Seikosha Co Ltd | 回路基板の検査ヘッド |
JP3372258B2 (ja) * | 1995-08-04 | 2003-01-27 | インターナシヨナル・ビジネス・マシーンズ・コーポレーシヨン | リソグラフィ・プロセス用のスタンプ |
JP4033957B2 (ja) * | 1997-12-04 | 2008-01-16 | 株式会社ルネサステクノロジ | 半導体装置の製造方法 |
JP2000241484A (ja) * | 1999-02-24 | 2000-09-08 | Hioki Ee Corp | 回路基板検査装置 |
JP4123408B2 (ja) * | 2001-12-13 | 2008-07-23 | 東京エレクトロン株式会社 | プローブカード交換装置 |
JP2007212164A (ja) * | 2006-02-07 | 2007-08-23 | Japan Electronic Materials Corp | プローブカード |
-
2009
- 2009-09-11 JP JP2009211003A patent/JP2011059021A/ja active Pending
-
2010
- 2010-09-09 WO PCT/JP2010/065556 patent/WO2011030834A1/ja active Application Filing
- 2010-09-09 CN CN201080040313XA patent/CN102483438A/zh active Pending
- 2010-09-09 US US13/395,291 patent/US20120169365A1/en not_active Abandoned
- 2010-09-09 KR KR1020127009307A patent/KR101336492B1/ko not_active IP Right Cessation
- 2010-09-10 TW TW099130644A patent/TW201131685A/zh unknown
Patent Citations (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH065669A (ja) * | 1992-06-18 | 1994-01-14 | Matsushita Electric Ind Co Ltd | 半導体素子検査用配線基板とそれを用いた半導体素子検査方法 |
JP2000138266A (ja) * | 1998-11-04 | 2000-05-16 | Mitsubishi Materials Corp | 半導体ウエハの電気的特性の測定方法 |
JP2001083208A (ja) * | 1999-09-13 | 2001-03-30 | Nec Corp | 半導体チップ解析用プローバ及び半導体チップ解析装置 |
JP2002350480A (ja) * | 2001-05-24 | 2002-12-04 | Toppan Printing Co Ltd | 電気検査治具。 |
JP2006058104A (ja) * | 2004-08-19 | 2006-03-02 | Matsushita Electric Ind Co Ltd | 半導体装置の検査装置 |
JP2007279014A (ja) * | 2006-03-13 | 2007-10-25 | Serubakku:Kk | 集積回路検査装置およびその製造方法 |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2020020918A (ja) * | 2018-07-31 | 2020-02-06 | セイコーエプソン株式会社 | 液晶装置および電子機器 |
Also Published As
Publication number | Publication date |
---|---|
US20120169365A1 (en) | 2012-07-05 |
JP2011059021A (ja) | 2011-03-24 |
KR20120051773A (ko) | 2012-05-22 |
TW201131685A (en) | 2011-09-16 |
KR101336492B1 (ko) | 2013-12-03 |
CN102483438A (zh) | 2012-05-30 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
WO2011030834A1 (ja) | 基板検査装置および基板検査装置における位置合わせ方法 | |
JP4145293B2 (ja) | 半導体検査装置および半導体装置の製造方法 | |
US7616015B2 (en) | Wafer type probe card, method for fabricating the same, and semiconductor test apparatus having the same | |
JPH11160356A (ja) | ウェハ一括型測定検査用プローブカードおよびセラミック多層配線基板ならびにそれらの製造方法 | |
JP2010019697A (ja) | 中継基板、その製造方法、プローブカード、半導体ウェハの検査方法および半導体装置の製造方法 | |
JP4343256B1 (ja) | 半導体装置の製造方法 | |
JP2009503535A (ja) | 垂直型プローブ、その製造方法及びプローブのボンディング方法 | |
JP2006351588A (ja) | 半導体装置及びその製造方法 | |
US10935574B2 (en) | Probe card assembly | |
JP2008130905A (ja) | 半導体装置の製造方法及びそのテスト装置 | |
US8421208B2 (en) | Electrode pad having a recessed portion | |
JPH11154694A (ja) | ウェハ一括型測定検査用アライメント方法およびプローブカードの製造方法 | |
JP2007042867A (ja) | 半導体装置 | |
JP2011009407A (ja) | 半導体装置、電子部品、半導体装置の製造方法 | |
JP2007115958A (ja) | 半導体装置 | |
JP4877465B2 (ja) | 半導体装置、半導体装置の検査方法、半導体ウェハ | |
KR20090100037A (ko) | 프로브 기판과 프로브 기판의 제조 방법 | |
JP5164543B2 (ja) | プローブカードの製造方法 | |
JP3842879B2 (ja) | ウェハ一括型プローブカードおよび半導体装置の検査方法 | |
JP2007121152A (ja) | 半導体集積回路装置の製造方法およびプローブカードの製造方法 | |
JP2004245671A (ja) | プローブカード及びその製造方法、プローブ装置、プローブ試験方法、半導体装置の製造方法 | |
JPH1172512A (ja) | プローブカードおよびその形成方法 | |
JP2002313854A (ja) | ウェハ一括型測定検査用プローブカード及びその製造方法 | |
JP5560946B2 (ja) | プローブ装置及びプローブ装置の制御方法 | |
KR100943724B1 (ko) | 프로브 카드 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
WWE | Wipo information: entry into national phase |
Ref document number: 201080040313.X Country of ref document: CN |
|
121 | Ep: the epo has been informed by wipo that ep was designated in this application |
Ref document number: 10815429 Country of ref document: EP Kind code of ref document: A1 |
|
WWE | Wipo information: entry into national phase |
Ref document number: 13395291 Country of ref document: US |
|
NENP | Non-entry into the national phase |
Ref country code: DE |
|
ENP | Entry into the national phase |
Ref document number: 20127009307 Country of ref document: KR Kind code of ref document: A |
|
122 | Ep: pct application non-entry in european phase |
Ref document number: 10815429 Country of ref document: EP Kind code of ref document: A1 |