WO2004021409A2 - A method and system to enhance the removal of high-k-dielectric materials - Google Patents
A method and system to enhance the removal of high-k-dielectric materials Download PDFInfo
- Publication number
- WO2004021409A2 WO2004021409A2 PCT/US2003/026496 US0326496W WO2004021409A2 WO 2004021409 A2 WO2004021409 A2 WO 2004021409A2 US 0326496 W US0326496 W US 0326496W WO 2004021409 A2 WO2004021409 A2 WO 2004021409A2
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- plasma
- layer
- permittivity material
- substrate
- modifying
- Prior art date
Links
- 238000000034 method Methods 0.000 title claims abstract description 111
- 239000003989 dielectric material Substances 0.000 title abstract description 11
- 230000008569 process Effects 0.000 claims abstract description 81
- 239000007789 gas Substances 0.000 claims abstract description 53
- 239000000463 material Substances 0.000 claims abstract description 47
- 239000011261 inert gas Substances 0.000 claims abstract description 16
- 238000001039 wet etching Methods 0.000 claims abstract description 13
- 239000000758 substrate Substances 0.000 claims description 62
- 238000012545 processing Methods 0.000 claims description 60
- CJNBYAVZURUTKZ-UHFFFAOYSA-N hafnium(IV) oxide Inorganic materials O=[Hf]=O CJNBYAVZURUTKZ-UHFFFAOYSA-N 0.000 claims description 31
- 238000002347 injection Methods 0.000 claims description 11
- 239000007924 injection Substances 0.000 claims description 11
- MCMNRKCIXSYSNV-UHFFFAOYSA-N Zirconium dioxide Chemical compound O=[Zr]=O MCMNRKCIXSYSNV-UHFFFAOYSA-N 0.000 claims description 8
- GWEVSGVZZGPLCZ-UHFFFAOYSA-N Titan oxide Chemical compound O=[Ti]=O GWEVSGVZZGPLCZ-UHFFFAOYSA-N 0.000 claims description 6
- 230000001939 inductive effect Effects 0.000 claims description 6
- 239000000203 mixture Substances 0.000 claims description 6
- 229910052786 argon Inorganic materials 0.000 claims description 5
- 238000004140 cleaning Methods 0.000 claims description 5
- 229910052734 helium Inorganic materials 0.000 claims description 5
- 229910052743 krypton Inorganic materials 0.000 claims description 5
- 229910052754 neon Inorganic materials 0.000 claims description 5
- 229910052724 xenon Inorganic materials 0.000 claims description 5
- 229910004129 HfSiO Inorganic materials 0.000 claims description 3
- PNEYBMLMFCGWSK-UHFFFAOYSA-N aluminium oxide Inorganic materials [O-2].[O-2].[O-2].[Al+3].[Al+3] PNEYBMLMFCGWSK-UHFFFAOYSA-N 0.000 claims description 3
- BSYNRYMUTXBXSQ-UHFFFAOYSA-N Aspirin Chemical compound CC(=O)OC1=CC=CC=C1C(O)=O BSYNRYMUTXBXSQ-UHFFFAOYSA-N 0.000 claims description 2
- PBCFLUZVCVVTBY-UHFFFAOYSA-N tantalum pentoxide Inorganic materials O=[Ta](=O)O[Ta](=O)=O PBCFLUZVCVVTBY-UHFFFAOYSA-N 0.000 claims description 2
- 238000009832 plasma treatment Methods 0.000 abstract description 24
- 239000010410 layer Substances 0.000 description 98
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 17
- 150000002500 ions Chemical class 0.000 description 11
- QAOWNCQODCNURD-UHFFFAOYSA-N Sulfuric acid Chemical compound OS(O)(=O)=O QAOWNCQODCNURD-UHFFFAOYSA-N 0.000 description 8
- 229910052681 coesite Inorganic materials 0.000 description 8
- 229910052906 cristobalite Inorganic materials 0.000 description 8
- 239000004065 semiconductor Substances 0.000 description 8
- 239000000377 silicon dioxide Substances 0.000 description 8
- 229910052682 stishovite Inorganic materials 0.000 description 8
- 229910052905 tridymite Inorganic materials 0.000 description 8
- 238000007667 floating Methods 0.000 description 7
- 238000005530 etching Methods 0.000 description 6
- 238000012546 transfer Methods 0.000 description 5
- 239000007943 implant Substances 0.000 description 4
- 238000004519 manufacturing process Methods 0.000 description 4
- 230000004048 modification Effects 0.000 description 4
- 238000012986 modification Methods 0.000 description 4
- 229920002120 photoresistant polymer Polymers 0.000 description 4
- 230000008901 benefit Effects 0.000 description 3
- 238000010438 heat treatment Methods 0.000 description 3
- 238000010849 ion bombardment Methods 0.000 description 3
- 239000002243 precursor Substances 0.000 description 3
- 238000005086 pumping Methods 0.000 description 3
- 238000012360 testing method Methods 0.000 description 3
- 229910004286 SiNxOy Inorganic materials 0.000 description 2
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 2
- 238000001636 atomic emission spectroscopy Methods 0.000 description 2
- 239000004020 conductor Substances 0.000 description 2
- 239000012530 fluid Substances 0.000 description 2
- 230000004907 flux Effects 0.000 description 2
- 239000012535 impurity Substances 0.000 description 2
- 238000011065 in-situ storage Methods 0.000 description 2
- 230000010354 integration Effects 0.000 description 2
- 238000005468 ion implantation Methods 0.000 description 2
- 238000002955 isolation Methods 0.000 description 2
- 229910052710 silicon Inorganic materials 0.000 description 2
- 239000010703 silicon Substances 0.000 description 2
- 125000006850 spacer group Chemical group 0.000 description 2
- 238000004544 sputter deposition Methods 0.000 description 2
- 102100031077 Calcineurin B homologous protein 3 Human genes 0.000 description 1
- 101000777270 Homo sapiens Calcineurin B homologous protein 3 Proteins 0.000 description 1
- 101710112672 Probable tape measure protein Proteins 0.000 description 1
- 101710204224 Tape measure protein Proteins 0.000 description 1
- 239000002253 acid Substances 0.000 description 1
- 230000006399 behavior Effects 0.000 description 1
- 230000005540 biological transmission Effects 0.000 description 1
- 230000015572 biosynthetic process Effects 0.000 description 1
- 239000006227 byproduct Substances 0.000 description 1
- 230000000295 complement effect Effects 0.000 description 1
- 238000011109 contamination Methods 0.000 description 1
- 239000002826 coolant Substances 0.000 description 1
- 238000001816 cooling Methods 0.000 description 1
- 230000008878 coupling Effects 0.000 description 1
- 238000010168 coupling process Methods 0.000 description 1
- 238000005859 coupling reaction Methods 0.000 description 1
- 239000008367 deionised water Substances 0.000 description 1
- 229910021641 deionized water Inorganic materials 0.000 description 1
- 238000000151 deposition Methods 0.000 description 1
- 230000008021 deposition Effects 0.000 description 1
- 238000009792 diffusion process Methods 0.000 description 1
- 239000002019 doping agent Substances 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 239000007772 electrode material Substances 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 230000003628 erosive effect Effects 0.000 description 1
- 238000011066 ex-situ storage Methods 0.000 description 1
- 239000012634 fragment Substances 0.000 description 1
- 229910052736 halogen Inorganic materials 0.000 description 1
- 150000002367 halogens Chemical class 0.000 description 1
- BHEPBYXIRTUNPN-UHFFFAOYSA-N hydridophosphorus(.) (triplet) Chemical compound [PH] BHEPBYXIRTUNPN-UHFFFAOYSA-N 0.000 description 1
- 238000002513 implantation Methods 0.000 description 1
- 230000000977 initiatory effect Effects 0.000 description 1
- 230000000873 masking effect Effects 0.000 description 1
- 229910044991 metal oxide Inorganic materials 0.000 description 1
- 150000004706 metal oxides Chemical class 0.000 description 1
- 238000004377 microelectronic Methods 0.000 description 1
- 229910052756 noble gas Inorganic materials 0.000 description 1
- 150000002835 noble gases Chemical class 0.000 description 1
- 239000002245 particle Substances 0.000 description 1
- 238000009931 pascalization Methods 0.000 description 1
- 238000000059 patterning Methods 0.000 description 1
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 1
- 229920000642 polymer Polymers 0.000 description 1
- 238000011165 process development Methods 0.000 description 1
- 230000001902 propagating effect Effects 0.000 description 1
- 239000010453 quartz Substances 0.000 description 1
- 230000008439 repair process Effects 0.000 description 1
- 239000000523 sample Substances 0.000 description 1
- 150000004760 silicates Chemical class 0.000 description 1
- 229910021332 silicide Inorganic materials 0.000 description 1
- FVBUAEGBCNSCDD-UHFFFAOYSA-N silicide(4-) Chemical compound [Si-4] FVBUAEGBCNSCDD-UHFFFAOYSA-N 0.000 description 1
- 239000000126 substance Substances 0.000 description 1
- 239000002344 surface layer Substances 0.000 description 1
- XLYOFNOQVPJJNP-UHFFFAOYSA-N water Chemical compound O XLYOFNOQVPJJNP-UHFFFAOYSA-N 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/3105—After-treatment
- H01L21/311—Etching the insulating layers by chemical or physical means
- H01L21/31105—Etching inorganic layers
- H01L21/31111—Etching inorganic layers by chemical means
- H01L21/31116—Etching inorganic layers by chemical means by dry-etching
- H01L21/31122—Etching inorganic layers by chemical means by dry-etching of layers not containing Si, e.g. PZT, Al2O3
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/3105—After-treatment
- H01L21/311—Etching the insulating layers by chemical or physical means
- H01L21/31105—Etching inorganic layers
- H01L21/31111—Etching inorganic layers by chemical means
Definitions
- the present invention is related to removal of materials from a substrate, particularly to removal of high-k dielectric layers from a semiconductor substrate.
- High-k materials Dielectric materials featuring a dielectric constant greater than that of SiO 2 (k ⁇ 3.9) are commonly referred to as high-k materials.
- high-k materials may refer to dielectric materials that are deposited onto substrates (e.g., HfO 2 , ZrO 2 ) rather than grown on the surface of the substrate (e.g., SiO 2 , SiN x Oy).
- High-k materials may incorporate metallic silicates or oxides (e.g., Ta 2 O 5 (k ⁇ 26), TiO 2 (k ⁇ 80), ZrO 2 (k ⁇ 25), AI 2 O 3 (k ⁇ 9), HfSiO, HfO 2 (k ⁇ 25)).
- the high-k layers must be etched and removed in order to allow silicidation for the source/drain regions, and to reduce the risk of metallic impurities being implanted into the source/drain regions during ion implantation.
- the present invention relates to a plasma process to modify a high-k dielectric layer through exposure of the high-k layer to the plasma, resulting in a modified layer that etches efficiently using wet etch processes.
- the plasma process can comprise an inert gas and/or a reactive gas mixture, and the process can be implemented in-situ, as an additional step performed at the end of a gate-electrode etching process, or as an additional step added at the end of a spacer-etch process.
- FIG. 1 shows a flowchart illustrating a method of modifying a layer of high-k material according to the present invention
- FIGS. 2a-2c show a schematic cross-sectional representation of the steps of modifying and removing a layer high-k dielectric material according to the present invention
- FIG. 3 shows a plasma processing system according to a preferred embodiment of the present invention
- FIG. 4 shows a plasma processing system according to an alternate embodiment of the present invention
- FIG. 5 shows a plasma processing system according to an alternate embodiment of the present invention
- FIG. 5A shows a plasma processing system according to an alternate embodiment of the present invention
- FIG. 5B shows a plasma processing system according to an alternate embodiment of the present invention
- FIG. 6 shows a plasma processing system according to an alternate embodiment of the present invention
- FIG. 6A shows a plasma processing system according to an alternate embodiment of the present invention
- FIG. 6B shows a plasma processing system according to an alternate embodiment of the present invention.
- FIG. 7 shows a flowchart illustrating wet etching of a modified layer of high-k material.
- a plasma processing system uses an inert gas to modify a high-k dielectric layer by exposure to the plasma region.
- the inert gas species in the process gas can be selected from the group of noble gases He, Ne, Ar, Kr, and Xe, or other gases that are non- reactive towards a high-k layer in a plasma environment.
- the gas-phase plasma ions bombard and modify the high-k layer, but the ions are physically prevented from attacking the underlying Si layer by the high-k layer.
- the plasma modified high-k layers etch faster than high-k layers that were not subject to the plasma treatment.
- the disclosed plasma treatment employs a reactive plasma that chemically reacts with the high-k layer, and the ions have sufficient energy to effectively disrupt and/or thin the high-k layer so that a wet etching process is able to efficiently remove the disrupted (modified) high-k layer.
- a reactive plasma is used to modify the high-k layer
- the process gas and plasma conditions are selected such that the patterned gate- conductor features and other materials may not be etched or damaged.
- the process gas can comprise HBr or HCI, and an inert gas such as He.
- the modification of the exposed high-k layer is substantially anisotropic due to ion bombardment that is parallel to the surface normal.
- the increase in the wet etch rate of the modified high-k layer is anisotropic.
- the result of the plasma modification of the high-k layer and the following wet etch step is anisotropic etching and removal of the exposed high-k layer.
- the plasma treatment of the high-k layer gas according to the present invention can be carried out at different stages during the patterning process.
- the plasma treatment can be added to the end of a normal gate etch process recipe, or added to a standard spacer-etch process.
- a sequence for forming a gate electrode that is defined by a hard mask can comprise: 1) "break-through”, that etches through the hard mask; 2) “main-etch”, that forms the electrode features; and 3) “over- etch”, that etches and removes the (high-k) dielectric layer overlying the Si substrate.
- Etch step 3) that removes the high-k layer frequently involves the use aggressive halogen containing precursors that have very low selectivity towards etching Si.
- the processing gas can comprise HBr or HCI, and an inert gas.
- the wet etch process can comprise hot sulfuric acid, resulting in removal of the high-k layer by a standard wet clean process. Since the high-k layer is not traversed during the modifying/thinning step, the likelihood of damage occurring to the underlying Si layer is reduced. If the thinning step is carried out for too long, the high-k layer is traversed, resulting in damage to the underlying Si layer. [0025] The exact effect of the plasma treatment on the high-k layer is currently not known. However, the plasma treatment may increase the amorphous content of the high-k layer and possibly breaks chemical bonds that create atomic fragments in the high-k layer.
- the disclosed plasma treatment can utilize reactive gases, where the ion energy is adequate to disrupt the atomic structure of the high-k layer in such a way that the subsequent wet-etching process is able to remove the modified high-k layer.
- the process conditions can be selected such that the existing gate-conductor features are not etched.
- the plasma treatment of the high-k layer can be incorporated into manufacturing of semiconductor devices by carrying out the plasma treatment at the end of the spacer-etch process. Sidewall spacers are used to achieve isolation between the gate and source/drain regions, as well as to facilitate fabrication of self-aligned, drain-engineered dopant structures.
- the high-k layer remaining on the source/drain region while performing the spacer-etch process, so that the plasma environment is exposed to the "sacrificial" high-k material instead of the Si.
- plasma treatment of the high-k layer according to the current invention is performed in-situ to modify the high-k layer and facilitate fast wet etching of the high-k layer.
- the additional plasma treatment step can be added onto the end of the gate-electrode etching process, or the additional plasma treatment step can be added onto the end of the spacer-etch process.
- the invention can be performed in a separate process chamber or on a separate plasma etch tool.
- the wafer can be wet- etched using standard wet etching methods to remove the high-k layer. Then an ion implant process step forms the source/drain regions without the presence of a high-k layer on the silicon surface, which alleviates the risk of a knock-on implantation of impurities from the high-k layer into the source/drain regions.
- An additional benefit is that the high-k removal will not inhibit the silicidation of the source/drain regions, a process step that is extremely sensitive to interfacial silicon surface layers.
- FIG. 1 shows a flowchart illustrating a method of modifying a layer of high-k material according to the present invention.
- the method uses a plasma process to modify the high-k layer for the following wet etch process that removes the modified high-k layer from the substrate.
- step 100 the process is started.
- step 102 a layer is provided having a high-k material overlying a substrate, and the substrate is positioned in a plasma processing chamber.
- a process gas comprising an inert gas and/or a reactive gas is introduced into the plasma processing chamber, and a plasma is started.
- the layer of high-k material is exposed to the plasma, and the layer is modified due to ion bombardment in the plasma.
- FIGS. 2a-2c show a schematic cross-sectional representation of the steps of modifying and removing a layer high-k dielectric material.
- FIG. 2a shows a partially completed structure 200 comprising a high-k dielectric layer 204 overlying a semiconductor substrate 202, etched gate electrode features 206 and hard mask or photoresist layer 208 defining the patterned structure.
- FIG. 2b shows the partially completed structure 200 from FIG. 2a following a plasma etch process.
- a modified high-k layer 210 is formed on the horizontal surface that is exposed to the plasma.
- FIG. 3 shows a plasma processing system according to a preferred embodiment of the present invention.
- a plasma processing system 1 that is capable of sustaining a plasma is depicted in FIG. 3, which includes a plasma process chamber 10 configured to facilitate the generation of plasma in processing region 45.
- the plasma processing system 1 further comprises a substrate holder 20, upon which a substrate 25 to be processed is affixed, and a gas injection system 40 for introducing process gases 42 to the plasma process chamber 10, and a vacuum pumping system 50.
- the gas injection system 40 allows independent control over the delivery of process gases to the process chamber from ex-situ gas sources.
- An ionizable gas or mixture of gases is introduced via the gas injection system 40 and the process pressure is adjusted.
- conroller 55 is used to control the vacuum pumping system 50 and gas injection system 40.
- plasma is utilized to create materials specific to a predetermined materials process, and to aid either the deposition of material to a substrate 25 or the removal of material from the exposed surfaces of the substrate 25.
- Substrate 25 is transferred into and out of chamber 10 through a slot valve (not shown) and chamber feed-through (not shown) via robotic substrate transfer system where it is received by substrate lift pins (not shown) housed within substrate holder 20 and mechanically translated by devices housed therein. Once the substrate 25 is received from the substrate transfer system, it is lowered to an upper surface of the substrate holder 20.
- the substrate 25 is affixed to the substrate holder 20 via an electrostatic clamp (not shown).
- the substrate holder 20 further includes a cooling system including a re-circulating coolant flow that receives heat from the substrate holder 20 and transfers heat to a heat exchanger system (not shown), or when heating, transfers heat from the heat exchanger system.
- gas may be delivered to the backside of the substrate to improve the gas-gap thermal conductance between the substrate 25 and the substrate holder 20.
- a system is utilized when temperature control of the substrate is required at elevated or reduced temperatures.
- temperature control of the substrate may be useful at temperatures in excess of the steady-state temperature achieved due to a balance of the heat flux delivered to the substrate 25 from the plasma and the heat flux removed from substrate 25 by conduction to the substrate holder 20.
- heating elements such as resistive heating elements, or thermo-electric heaters/coolers are included.
- the substrate holder 20 can further serve as an electrode through which radio frequency (RF) power is coupled to plasma in the processing region 45.
- RF radio frequency
- the substrate holder 20 can be electrically biased at a RF voltage via the transmission of RF power from an RF generator 30 through an impedance match network 32 to the substrate holder 20.
- the RF bias serves to heat electrons and, thereby, form and maintain plasma.
- the system operates as a RIE reactor, wherein the chamber and upper gas injection electrode serve as ground surfaces.
- a typical frequency for the RF bias ranges from 1 MHz to 100 MHz and is preferably 13.56 MHz.
- RF power can be applied to the substrate holder electrode at multiple frequencies.
- the impedance match network 32 serves to maximize the transfer of RF power to plasma in processing chamber 10 by minimizing the reflected power.
- Match network topologies e.g., L-type, ⁇ -type, T-type
- automatic control methods are known in the art.
- Gas injection system 40 can include a showerhead, wherein the process gas 42 is supplied from a gas delivery system (not shown) to the processing region 45 through a gas injection plenum (not shown), a series of baffle plates (not shown) and a multi-orifice showerhead gas injection plate (not shown).
- Vacuum pump system 50 can include a turbo-molecular vacuum pump (TMP) capable of a pumping speed up to 5000 liters per second (and greater), and a gate valve for throttling the chamber pressure. In conventional plasma processing devices utilized for dry plasma etch, a 1000 to 3000 liter per second TMP is employed.
- TMP turbo-molecular vacuum pump
- a controller 55 includes a microprocessor, a memory, and a digital I/O port capable of generating control voltages sufficient to communicate and activate inputs to the plasma processing system 1 as well as monitor outputs from the plasma processing system 1. Moreover, the controller 55 is coupled to and exchanges information with the RF generator 30, the impedance match network 32, the gas injection system 40, plasma monitor system 57, and the vacuum pump system 50. A program stored in the memory is utilized to control the aforementioned components of a plasma processing system 1 according to a stored process recipe.
- controller 55 is a digital signal processor (DSP); model number TMS320, available from Texas Instruments, Dallas, Texas.
- the plasma monitor system 57 can comprise, for example, an optical emission spectroscopy (OES) system to measure excited particles in the plasma environment and/or a plasma diagnostic system, such as a Langmuir probe, for measuring plasma density.
- OES optical emission spectroscopy
- the plasma monitor system 57 can be used with controller 55 to determine the status of the etching process and provide feedback to ensure process compliance.
- plasma monitor system 57 can comprise a microwave and/or a RF diagnostic system.
- FIG. 4 shows a plasma processing system according to an alternate embodiment of the present invention.
- the plasma processing system 1 of FIG. 4 further includes either a mechanically or electrically rotating DC magnetic field system 60, in order to potentially increase plasma density and/or improve plasma processing uniformity, in addition to those components described with reference to FIG. 3.
- the controller 55 is coupled to the rotating magnetic field system 60 in order to regulate the speed of rotation and field strength.
- FIG. 5 shows a plasma processing system according to an alternate embodiment of the present invention.
- the plasma processing system 1 of FIG. 5 further includes an upper plate electrode 70 to which RF power is coupled from an RF generator 72 through an impedance match network 74.
- a typical frequency for the application of RF power to the upper electrode ranges from 10 MHz to 200 MHz and is preferably 60 MHz.
- a typical frequency for the application of power to the lower electrode ranges from 0.1 MHz to 30 MHz and is preferably 2 MHz.
- the controller 55 is coupled to the RF generator 72 and the impedance match network 74 in order to control the application of RF power to the upper electrode 70.
- FIG. 5A shows a plasma processing system according to an alternate embodiment of the present invention.
- the plasma processing system 1 in FIG. 5 is modified to contain a grounded lower electrode 20.
- a DC bias can be applied to the lower electrode 20.
- FIG. 5B shows a plasma processing system according to an alternate embodiment of the present invention.
- the plasma processing system 1 in FIG. 5 is modified to contain a lower electrode 20 that is electrically isolated from the plasma processing system 1. In this setup, a floating potential can be formed on the lower electrode 20 and on the substrate 25 when the plasma is on.
- FIG. 6 shows a plasma processing system according to an alternate embodiment of the present invention.
- the plasma processing system of FIG. 3 is modified to further include an inductive coil 80 to which RF power is coupled via an RF generator 82 through an impedance match network 84.
- RF power is inductively coupled from the inductive coil 80 through a dielectric window (not shown) to the plasma-processing region 45.
- a typical frequency for the application of RF power to the inductive coil 80 ranges from 10 MHz to 100 MHz and is preferably 13.56 MHz.
- a typical frequency for the application of power to the chuck electrode ranges from 0.1 MHz to 30 MHz and is preferably 13.56 MHz.
- a slotted Faraday shield (not shown) can be employed to reduce capacitive coupling between the inductive coil 80 and plasma.
- the controller 55 is coupled to the RF generator 82 and the impedance match network 84 in order to control the application of power to the inductive coil 80.
- the plasma is formed using electron cyclotron resonance (ECR).
- ECR electron cyclotron resonance
- the plasma is formed from the launching of a Helicon wave.
- the plasma is formed from a propagating surface wave.
- FIG. 6A shows a plasma processing system according to an alternate embodiment of the present invention.
- the plasma processing system of FIG. 6 is modified to contain a grounded chuck electrode 20.
- a DC bias can be applied to the chuck electrode 20.
- FIG. 6B shows a plasma processing system according to an alternate embodiment of the present invention.
- the plasma processing system 1 of FIG. 6 is modified to contain a chuck electrode 20 that is electrically isolated from the plasma processing system 1. In this setup, a floating potential can be formed on the chuck electrode 20 and on the substrate 25 when the plasma is on.
- FIG. 7 shows a flowchart illustrating wet etching of a modified layer of high-k material.
- step 700 the process is started.
- step 702 a modified layer of high-k material overlying a substrate is provided to a wet etch system.
- step 704 the modified layer of high-k material is exposed to a wet etch fluid.
- the etch fluid may be an acid such as sulfuric acid.
- step 706 the modified layer of high-k material is etched.
- the substrate is rinsed with deionized water and dried in step 708, and the process is ended in step 710.
- the wet etching can be performed in a conventional cleaning or wet etching chamber, either operatively coupled to or within processing chamber 10.
- a conventional cleaning or wet etching chamber either operatively coupled to or within processing chamber 10.
- EXAMPLE Removal of a HfO 2 dielectric layer
- a test structure was used that comprised patterned Si gate electrodes and a HfO 2 dielectric layer (5 ⁇ A thick) overlying a Si substrate.
- the wet etch rate of the HfO 2 layer in hot sulfuric acid was about 2-3A/hr. Removal of a HfO 2 layer that requires long wet etch runs, can introduce problems such as erosion of the interface between the HfO 2 layer and the gate electrode.
- a plasma modifying step was performed on the above test structure in a capacitively coupled plasma process chamber, using a process gas comprising HBr and He gases.
- the substrate temperature was maintained at 80°C and the chamber pressure was 12mTorr.
- the test structure was exposed to the plasma for about 12sec, which resulted in a modified HfO 2 layer with a thickness of about 5A.
- the modified HfO 2 layer wet etched in hot sulfuric acid at a rate of about 2-3A/min, thereby showing greatly enhanced rate of removal when compared to a HfO 2 layer that was not subjected to the plasma modifying step.
- the wet etch step showed good selectivity of the HfO 2 dielectric layer to the source/drain regions.
- different plasma parameters were used plasma treat a HfO 2 layer, before wet etching the modified HfO 2 layer. The results are shown in Table I. In setup, a plasma was generated in the process chamber by RF powering the upper electrode and keeping the lower electrode at a floating potential by electrically insulating the lower electrode from the processing system. In this setup, a floating potential created in the lower electrode is thought to induce a strong electronic (E) field across the HfO 2 layer, thereby modifying the HfO 2 layer.
- E electronic
- HfO 2 layer is possibly modified by diffusion of electronegative species (e.g., O) from the HfO 2 layer to underlying Si substrate.
- electronegative species e.g., O
- the plasma processing system was run in RIE mode, where a plasma was generated by RF powering the lower electrode while keeping the upper electrode at a floating potential.
- d1 is the initial HfO 2 layer thickness
- d2 is the thickness of the plasma treated HfO 2 layer
- d3 is the thickness of the remaining HfO 2 layer following the wet etch of the plasma treated HfO 2 layer.
- TESC is the temperature of the electrostatic chuck upon which the wafer is positioned
- Upper/lower power is the RF power applied to the upper and lower electrodes, respectively
- P is the chamber pressure
- Ar flow is the flow of Ar gas in the process chamber during the plasma treatment.
- the Ar gas flow further comprised 10sccm of CF in Runs 1 and 2, to keep the high-k surface clean from quartz contamination during the plasma treatment.
- the spacing between the upper and lower electrodes is denoted by G, and Time is the length of the plasma treatment.
- the frequency for the RF bias on the upper electrode was 60MHz, and 13.56MHz on the lower electrode.
- the wet etch step was carried out in dilute HF.
- Runs 1 and 2 RF power was applied to the upper electrode but the lower electrode was at a floating potential. These process condition are thought to result in minor ion-bombardment of the high-k layer from the plasma environment, as seen by the lack of removal of the HfO 2 layer during the plasma treatment. However, the plasma treatment in Runs 1 and 2 is thought to results in E-field damage that modifies the high-k layer, as evidenced by removal of about 6A (5%) of the HfO 2 layer during the wet etch step. The E-field damage to the HfO 2 layer appears to saturate, since the same wet etch behavior was observed for the 20sec and 60sec plasma treatment runs.
- Runs 5 and 6 the plasma treatment process was also run in RIE mode, but using a higher Ar gas flow than in Runs 3 and 4.
- the higher Ar gas flows lead to sputtering of the HfO 2 layer with a sputtering rate greater than about 200A during the plasma treatment.
- the remainder of the plasma treated HfO 2 layer was effectively removed during the wet etch step.
- the HfO 2 layer residual left on the wafer after the plasma treatment in Run 5 is thought to be Hf-rich, and therefore the true residual layer thickness d3 is expected to be less than the measured 7.5A.
Landscapes
- Engineering & Computer Science (AREA)
- Chemical & Material Sciences (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- Inorganic Chemistry (AREA)
- Physics & Mathematics (AREA)
- General Chemical & Material Sciences (AREA)
- Chemical Kinetics & Catalysis (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Drying Of Semiconductors (AREA)
- Weting (AREA)
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
AU2003269995A AU2003269995A1 (en) | 2002-08-27 | 2003-08-26 | A method and system to enhance the removal of high-k-dielectric materials |
JP2004532965A JP2005537668A (ja) | 2002-08-27 | 2003-08-26 | 高誘電率誘電体材料の除去を改良する方法及びシステム |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US40603102P | 2002-08-27 | 2002-08-27 | |
US60/406,031 | 2002-08-27 |
Publications (2)
Publication Number | Publication Date |
---|---|
WO2004021409A2 true WO2004021409A2 (en) | 2004-03-11 |
WO2004021409A3 WO2004021409A3 (en) | 2004-07-01 |
Family
ID=31978257
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/US2003/026496 WO2004021409A2 (en) | 2002-08-27 | 2003-08-26 | A method and system to enhance the removal of high-k-dielectric materials |
Country Status (4)
Country | Link |
---|---|
US (1) | US20040129674A1 (ja) |
JP (1) | JP2005537668A (ja) |
AU (1) | AU2003269995A1 (ja) |
WO (1) | WO2004021409A2 (ja) |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP1511073A1 (en) * | 2003-08-28 | 2005-03-02 | Intel Corporation | A selective etch process for making a semiconductor device having a high-k gate dielectric |
US7115530B2 (en) * | 2003-12-03 | 2006-10-03 | Texas Instruments Incorporated | Top surface roughness reduction of high-k dielectric materials using plasma based processes |
US7137061B2 (en) | 2002-08-15 | 2006-11-14 | Infineon Technologies Ag | Method and device for signaling a transmission fault on a data line |
Families Citing this family (14)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6537844B1 (en) * | 2001-05-31 | 2003-03-25 | Kabushiki Kaisha Toshiba | Manufacturing method for exposure mask, generating method for mask substrate information, mask substrate, exposure mask, manufacturing method for semiconductor device and server |
WO2004030049A2 (en) * | 2002-09-27 | 2004-04-08 | Tokyo Electron Limited | A method and system for etching high-k dielectric materials |
US20050064716A1 (en) * | 2003-04-14 | 2005-03-24 | Hong Lin | Plasma removal of high k metal oxide |
US7413996B2 (en) * | 2003-04-14 | 2008-08-19 | Lsi Corporation | High k gate insulator removal |
JP2005039015A (ja) * | 2003-07-18 | 2005-02-10 | Hitachi High-Technologies Corp | プラズマ処理方法および装置 |
US20060068603A1 (en) * | 2004-09-30 | 2006-03-30 | Tokyo Electron Limited | A method for forming a thin complete high-permittivity dielectric layer |
US7413992B2 (en) * | 2005-06-01 | 2008-08-19 | Lam Research Corporation | Tungsten silicide etch process with reduced etch rate micro-loading |
EP1969619A1 (en) * | 2005-10-20 | 2008-09-17 | INTERUNIVERSITAIR MICROELEKTRONICA CENTRUM vzw (IMEC) | A method for fabricating a high-k dielectric layer |
KR100998417B1 (ko) * | 2007-08-20 | 2010-12-03 | 주식회사 하이닉스반도체 | 반도체 메모리 소자의 유전체막 형성 방법 |
US20090253268A1 (en) * | 2008-04-03 | 2009-10-08 | Honeywell International, Inc. | Post-contact opening etchants for post-contact etch cleans and methods for fabricating the same |
US8598027B2 (en) * | 2010-01-20 | 2013-12-03 | International Business Machines Corporation | High-K transistors with low threshold voltage |
CN102064103A (zh) * | 2010-12-02 | 2011-05-18 | 上海集成电路研发中心有限公司 | 高k栅介质层的制备方法 |
JP6980406B2 (ja) * | 2017-04-25 | 2021-12-15 | 株式会社日立ハイテク | 半導体製造装置及び半導体装置の製造方法 |
US11380523B2 (en) | 2019-02-14 | 2022-07-05 | Hitachi High-Tech Corporation | Semiconductor manufacturing apparatus |
Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4690728A (en) * | 1986-10-23 | 1987-09-01 | Intel Corporation | Pattern delineation of vertical load resistor |
US4940509A (en) * | 1988-03-25 | 1990-07-10 | Texas Instruments, Incorporated | Isotropic etchant for capped silicide processes |
US6258608B1 (en) * | 1999-01-20 | 2001-07-10 | Samsung Electronics Co., Ltd. | Method for forming a crystalline perovskite ferroelectric material in a semiconductor device |
US20020043340A1 (en) * | 1989-02-27 | 2002-04-18 | Masayuki Kojima | Apparatus for processing samples |
US20030104706A1 (en) * | 2001-12-04 | 2003-06-05 | Matsushita Electric Industrial Co., Ltd. | Wet-etching method and method for manufacturing semiconductor device |
Family Cites Families (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US43340A (en) * | 1864-06-28 | Improved leather-paper for floor-cloths | ||
US104706A (en) * | 1870-06-28 | Improved device for tendering or chopping meat | ||
WO1999026277A1 (en) * | 1997-11-17 | 1999-05-27 | Mattson Technology, Inc. | Systems and methods for plasma enhanced processing of semiconductor wafers |
KR20010062209A (ko) * | 1999-12-10 | 2001-07-07 | 히가시 데쓰로 | 고내식성 막이 내부에 형성된 챔버를 구비하는 처리 장치 |
US6656852B2 (en) * | 2001-12-06 | 2003-12-02 | Texas Instruments Incorporated | Method for the selective removal of high-k dielectrics |
US6806095B2 (en) * | 2002-03-06 | 2004-10-19 | Padmapani C. Nallan | Method of plasma etching of high-K dielectric materials with high selectivity to underlying layers |
US6818553B1 (en) * | 2002-05-15 | 2004-11-16 | Taiwan Semiconductor Manufacturing Company, Ltd. | Etching process for high-k gate dielectrics |
US6764898B1 (en) * | 2002-05-16 | 2004-07-20 | Advanced Micro Devices, Inc. | Implantation into high-K dielectric material after gate etch to facilitate removal |
US6579809B1 (en) * | 2002-05-16 | 2003-06-17 | Advanced Micro Devices, Inc. | In-situ gate etch process for fabrication of a narrow gate transistor structure with a high-k gate dielectric |
-
2003
- 2003-08-21 US US10/644,957 patent/US20040129674A1/en not_active Abandoned
- 2003-08-26 AU AU2003269995A patent/AU2003269995A1/en not_active Abandoned
- 2003-08-26 JP JP2004532965A patent/JP2005537668A/ja not_active Withdrawn
- 2003-08-26 WO PCT/US2003/026496 patent/WO2004021409A2/en active Application Filing
Patent Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4690728A (en) * | 1986-10-23 | 1987-09-01 | Intel Corporation | Pattern delineation of vertical load resistor |
US4940509A (en) * | 1988-03-25 | 1990-07-10 | Texas Instruments, Incorporated | Isotropic etchant for capped silicide processes |
US20020043340A1 (en) * | 1989-02-27 | 2002-04-18 | Masayuki Kojima | Apparatus for processing samples |
US6258608B1 (en) * | 1999-01-20 | 2001-07-10 | Samsung Electronics Co., Ltd. | Method for forming a crystalline perovskite ferroelectric material in a semiconductor device |
US20030104706A1 (en) * | 2001-12-04 | 2003-06-05 | Matsushita Electric Industrial Co., Ltd. | Wet-etching method and method for manufacturing semiconductor device |
Non-Patent Citations (1)
Title |
---|
THOMAS D J ET AL: "A practical PZT dry etching process that increases the top electrode contact reliability in pyroelectric detector arrays by using a M0RIhigh density plasma system" 2001 PROCEEDINGS IEEE/SEMI ADVANCED SEMICONDUCTOR MANUFACTURING CONFERENCE AND WORKSHOP. (ASMC). MUNICH, GERMANY, APRIL 23 - 24, 2001, IEEE/SEMI ADVANCED SEMICONDUCTOR MANUFACTURING CONFERENCE AND WORKSHOP, NEW YORK, NY: IEEE, US, vol. CONF. 12, 23 April 2001 (2001-04-23), pages 81-83, XP010544803 ISBN: 0-7803-6555-0 * |
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7137061B2 (en) | 2002-08-15 | 2006-11-14 | Infineon Technologies Ag | Method and device for signaling a transmission fault on a data line |
EP1511073A1 (en) * | 2003-08-28 | 2005-03-02 | Intel Corporation | A selective etch process for making a semiconductor device having a high-k gate dielectric |
WO2005024929A1 (en) * | 2003-08-28 | 2005-03-17 | Intel Corporation (A Delaware Corporation) | A selective etch process for making a semiconductor device having a high-k gate dielectric |
US7115530B2 (en) * | 2003-12-03 | 2006-10-03 | Texas Instruments Incorporated | Top surface roughness reduction of high-k dielectric materials using plasma based processes |
Also Published As
Publication number | Publication date |
---|---|
JP2005537668A (ja) | 2005-12-08 |
AU2003269995A1 (en) | 2004-03-19 |
WO2004021409A3 (en) | 2004-07-01 |
AU2003269995A8 (en) | 2004-03-19 |
US20040129674A1 (en) | 2004-07-08 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US9570313B2 (en) | Method for etching high-K dielectric using pulsed bias power | |
KR101411744B1 (ko) | 하프늄 함유층의 에칭 방법 및 플라즈마 처리 시스템 | |
US7344993B2 (en) | Low-pressure removal of photoresist and etch residue | |
US20040129674A1 (en) | Method and system to enhance the removal of high-k dielectric materials | |
JP2008244479A (ja) | 金属窒化物を乾式エッチングする方法及びシステム | |
JPH0982687A (ja) | 半導体装置の製造方法 | |
WO2013046050A2 (en) | Dry cleaning method for recovering etch process condition | |
US20220181162A1 (en) | Etching apparatus | |
US20050118353A1 (en) | Method and system for etching a high-k dielectric material | |
JP2005039015A (ja) | プラズマ処理方法および装置 | |
TWI488235B (zh) | 全金屬閘極結構之圖案成形方法 | |
JP2003023000A (ja) | 半導体装置の製造方法 | |
WO2006038974A2 (en) | A method and system for forming a feature in a high-k layer | |
US20080217294A1 (en) | Method and system for etching a hafnium containing material | |
US8501628B2 (en) | Differential metal gate etching process | |
US6746925B1 (en) | High-k dielectric bird's beak optimizations using in-situ O2 plasma oxidation | |
US10026597B2 (en) | Hydrogen plasma based cleaning process for etch hardware | |
JP4865373B2 (ja) | ドライエッチング方法 | |
JP4577328B2 (ja) | 半導体装置の製造方法 | |
CN116457919A (zh) | 用于半导体图案化应用的氧化锡及碳化锡材料 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AK | Designated states |
Kind code of ref document: A2 Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BY BZ CA CH CN CO CR CU CZ DE DK DM DZ EC EE ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NI NO NZ OM PG PH PL PT RO RU SC SD SE SG SK SL SY TJ TM TN TR TT TZ UA UG US UZ VC VN YU ZA ZM ZW |
|
AL | Designated countries for regional patents |
Kind code of ref document: A2 Designated state(s): GH GM KE LS MW MZ SD SL SZ TZ UG ZM ZW AM AZ BY KG KZ MD RU TJ TM AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IT LU MC NL PT RO SE SI SK TR BF BJ CF CG CI CM GA GN GQ GW ML MR NE SN TD TG |
|
121 | Ep: the epo has been informed by wipo that ep was designated in this application | ||
WWE | Wipo information: entry into national phase |
Ref document number: 2004532965 Country of ref document: JP |
|
122 | Ep: pct application non-entry in european phase |