WO2004021409A2 - A method and system to enhance the removal of high-k-dielectric materials - Google Patents

A method and system to enhance the removal of high-k-dielectric materials Download PDF

Info

Publication number
WO2004021409A2
WO2004021409A2 PCT/US2003/026496 US0326496W WO2004021409A2 WO 2004021409 A2 WO2004021409 A2 WO 2004021409A2 US 0326496 W US0326496 W US 0326496W WO 2004021409 A2 WO2004021409 A2 WO 2004021409A2
Authority
WO
WIPO (PCT)
Prior art keywords
plasma
layer
permittivity material
substrate
modifying
Prior art date
Application number
PCT/US2003/026496
Other languages
French (fr)
Other versions
WO2004021409A3 (en
Inventor
Gordon Bease
Lee Chen
Original Assignee
Tokyo Electron Limited
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Tokyo Electron Limited filed Critical Tokyo Electron Limited
Priority to AU2003269995A priority Critical patent/AU2003269995A1/en
Priority to JP2004532965A priority patent/JP2005537668A/en
Publication of WO2004021409A2 publication Critical patent/WO2004021409A2/en
Publication of WO2004021409A3 publication Critical patent/WO2004021409A3/en

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
    • H01L21/3105—After-treatment
    • H01L21/311—Etching the insulating layers by chemical or physical means
    • H01L21/31105—Etching inorganic layers
    • H01L21/31111—Etching inorganic layers by chemical means
    • H01L21/31116—Etching inorganic layers by chemical means by dry-etching
    • H01L21/31122—Etching inorganic layers by chemical means by dry-etching of layers not containing Si, e.g. PZT, Al2O3
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
    • H01L21/3105—After-treatment
    • H01L21/311—Etching the insulating layers by chemical or physical means
    • H01L21/31105—Etching inorganic layers
    • H01L21/31111—Etching inorganic layers by chemical means

Definitions

  • the present invention is related to removal of materials from a substrate, particularly to removal of high-k dielectric layers from a semiconductor substrate.
  • High-k materials Dielectric materials featuring a dielectric constant greater than that of SiO 2 (k ⁇ 3.9) are commonly referred to as high-k materials.
  • high-k materials may refer to dielectric materials that are deposited onto substrates (e.g., HfO 2 , ZrO 2 ) rather than grown on the surface of the substrate (e.g., SiO 2 , SiN x Oy).
  • High-k materials may incorporate metallic silicates or oxides (e.g., Ta 2 O 5 (k ⁇ 26), TiO 2 (k ⁇ 80), ZrO 2 (k ⁇ 25), AI 2 O 3 (k ⁇ 9), HfSiO, HfO 2 (k ⁇ 25)).
  • the high-k layers must be etched and removed in order to allow silicidation for the source/drain regions, and to reduce the risk of metallic impurities being implanted into the source/drain regions during ion implantation.
  • the present invention relates to a plasma process to modify a high-k dielectric layer through exposure of the high-k layer to the plasma, resulting in a modified layer that etches efficiently using wet etch processes.
  • the plasma process can comprise an inert gas and/or a reactive gas mixture, and the process can be implemented in-situ, as an additional step performed at the end of a gate-electrode etching process, or as an additional step added at the end of a spacer-etch process.
  • FIG. 1 shows a flowchart illustrating a method of modifying a layer of high-k material according to the present invention
  • FIGS. 2a-2c show a schematic cross-sectional representation of the steps of modifying and removing a layer high-k dielectric material according to the present invention
  • FIG. 3 shows a plasma processing system according to a preferred embodiment of the present invention
  • FIG. 4 shows a plasma processing system according to an alternate embodiment of the present invention
  • FIG. 5 shows a plasma processing system according to an alternate embodiment of the present invention
  • FIG. 5A shows a plasma processing system according to an alternate embodiment of the present invention
  • FIG. 5B shows a plasma processing system according to an alternate embodiment of the present invention
  • FIG. 6 shows a plasma processing system according to an alternate embodiment of the present invention
  • FIG. 6A shows a plasma processing system according to an alternate embodiment of the present invention
  • FIG. 6B shows a plasma processing system according to an alternate embodiment of the present invention.
  • FIG. 7 shows a flowchart illustrating wet etching of a modified layer of high-k material.
  • a plasma processing system uses an inert gas to modify a high-k dielectric layer by exposure to the plasma region.
  • the inert gas species in the process gas can be selected from the group of noble gases He, Ne, Ar, Kr, and Xe, or other gases that are non- reactive towards a high-k layer in a plasma environment.
  • the gas-phase plasma ions bombard and modify the high-k layer, but the ions are physically prevented from attacking the underlying Si layer by the high-k layer.
  • the plasma modified high-k layers etch faster than high-k layers that were not subject to the plasma treatment.
  • the disclosed plasma treatment employs a reactive plasma that chemically reacts with the high-k layer, and the ions have sufficient energy to effectively disrupt and/or thin the high-k layer so that a wet etching process is able to efficiently remove the disrupted (modified) high-k layer.
  • a reactive plasma is used to modify the high-k layer
  • the process gas and plasma conditions are selected such that the patterned gate- conductor features and other materials may not be etched or damaged.
  • the process gas can comprise HBr or HCI, and an inert gas such as He.
  • the modification of the exposed high-k layer is substantially anisotropic due to ion bombardment that is parallel to the surface normal.
  • the increase in the wet etch rate of the modified high-k layer is anisotropic.
  • the result of the plasma modification of the high-k layer and the following wet etch step is anisotropic etching and removal of the exposed high-k layer.
  • the plasma treatment of the high-k layer gas according to the present invention can be carried out at different stages during the patterning process.
  • the plasma treatment can be added to the end of a normal gate etch process recipe, or added to a standard spacer-etch process.
  • a sequence for forming a gate electrode that is defined by a hard mask can comprise: 1) "break-through”, that etches through the hard mask; 2) “main-etch”, that forms the electrode features; and 3) “over- etch”, that etches and removes the (high-k) dielectric layer overlying the Si substrate.
  • Etch step 3) that removes the high-k layer frequently involves the use aggressive halogen containing precursors that have very low selectivity towards etching Si.
  • the processing gas can comprise HBr or HCI, and an inert gas.
  • the wet etch process can comprise hot sulfuric acid, resulting in removal of the high-k layer by a standard wet clean process. Since the high-k layer is not traversed during the modifying/thinning step, the likelihood of damage occurring to the underlying Si layer is reduced. If the thinning step is carried out for too long, the high-k layer is traversed, resulting in damage to the underlying Si layer. [0025] The exact effect of the plasma treatment on the high-k layer is currently not known. However, the plasma treatment may increase the amorphous content of the high-k layer and possibly breaks chemical bonds that create atomic fragments in the high-k layer.
  • the disclosed plasma treatment can utilize reactive gases, where the ion energy is adequate to disrupt the atomic structure of the high-k layer in such a way that the subsequent wet-etching process is able to remove the modified high-k layer.
  • the process conditions can be selected such that the existing gate-conductor features are not etched.
  • the plasma treatment of the high-k layer can be incorporated into manufacturing of semiconductor devices by carrying out the plasma treatment at the end of the spacer-etch process. Sidewall spacers are used to achieve isolation between the gate and source/drain regions, as well as to facilitate fabrication of self-aligned, drain-engineered dopant structures.
  • the high-k layer remaining on the source/drain region while performing the spacer-etch process, so that the plasma environment is exposed to the "sacrificial" high-k material instead of the Si.
  • plasma treatment of the high-k layer according to the current invention is performed in-situ to modify the high-k layer and facilitate fast wet etching of the high-k layer.
  • the additional plasma treatment step can be added onto the end of the gate-electrode etching process, or the additional plasma treatment step can be added onto the end of the spacer-etch process.
  • the invention can be performed in a separate process chamber or on a separate plasma etch tool.
  • the wafer can be wet- etched using standard wet etching methods to remove the high-k layer. Then an ion implant process step forms the source/drain regions without the presence of a high-k layer on the silicon surface, which alleviates the risk of a knock-on implantation of impurities from the high-k layer into the source/drain regions.
  • An additional benefit is that the high-k removal will not inhibit the silicidation of the source/drain regions, a process step that is extremely sensitive to interfacial silicon surface layers.
  • FIG. 1 shows a flowchart illustrating a method of modifying a layer of high-k material according to the present invention.
  • the method uses a plasma process to modify the high-k layer for the following wet etch process that removes the modified high-k layer from the substrate.
  • step 100 the process is started.
  • step 102 a layer is provided having a high-k material overlying a substrate, and the substrate is positioned in a plasma processing chamber.
  • a process gas comprising an inert gas and/or a reactive gas is introduced into the plasma processing chamber, and a plasma is started.
  • the layer of high-k material is exposed to the plasma, and the layer is modified due to ion bombardment in the plasma.
  • FIGS. 2a-2c show a schematic cross-sectional representation of the steps of modifying and removing a layer high-k dielectric material.
  • FIG. 2a shows a partially completed structure 200 comprising a high-k dielectric layer 204 overlying a semiconductor substrate 202, etched gate electrode features 206 and hard mask or photoresist layer 208 defining the patterned structure.
  • FIG. 2b shows the partially completed structure 200 from FIG. 2a following a plasma etch process.
  • a modified high-k layer 210 is formed on the horizontal surface that is exposed to the plasma.
  • FIG. 3 shows a plasma processing system according to a preferred embodiment of the present invention.
  • a plasma processing system 1 that is capable of sustaining a plasma is depicted in FIG. 3, which includes a plasma process chamber 10 configured to facilitate the generation of plasma in processing region 45.
  • the plasma processing system 1 further comprises a substrate holder 20, upon which a substrate 25 to be processed is affixed, and a gas injection system 40 for introducing process gases 42 to the plasma process chamber 10, and a vacuum pumping system 50.
  • the gas injection system 40 allows independent control over the delivery of process gases to the process chamber from ex-situ gas sources.
  • An ionizable gas or mixture of gases is introduced via the gas injection system 40 and the process pressure is adjusted.
  • conroller 55 is used to control the vacuum pumping system 50 and gas injection system 40.
  • plasma is utilized to create materials specific to a predetermined materials process, and to aid either the deposition of material to a substrate 25 or the removal of material from the exposed surfaces of the substrate 25.
  • Substrate 25 is transferred into and out of chamber 10 through a slot valve (not shown) and chamber feed-through (not shown) via robotic substrate transfer system where it is received by substrate lift pins (not shown) housed within substrate holder 20 and mechanically translated by devices housed therein. Once the substrate 25 is received from the substrate transfer system, it is lowered to an upper surface of the substrate holder 20.
  • the substrate 25 is affixed to the substrate holder 20 via an electrostatic clamp (not shown).
  • the substrate holder 20 further includes a cooling system including a re-circulating coolant flow that receives heat from the substrate holder 20 and transfers heat to a heat exchanger system (not shown), or when heating, transfers heat from the heat exchanger system.
  • gas may be delivered to the backside of the substrate to improve the gas-gap thermal conductance between the substrate 25 and the substrate holder 20.
  • a system is utilized when temperature control of the substrate is required at elevated or reduced temperatures.
  • temperature control of the substrate may be useful at temperatures in excess of the steady-state temperature achieved due to a balance of the heat flux delivered to the substrate 25 from the plasma and the heat flux removed from substrate 25 by conduction to the substrate holder 20.
  • heating elements such as resistive heating elements, or thermo-electric heaters/coolers are included.
  • the substrate holder 20 can further serve as an electrode through which radio frequency (RF) power is coupled to plasma in the processing region 45.
  • RF radio frequency
  • the substrate holder 20 can be electrically biased at a RF voltage via the transmission of RF power from an RF generator 30 through an impedance match network 32 to the substrate holder 20.
  • the RF bias serves to heat electrons and, thereby, form and maintain plasma.
  • the system operates as a RIE reactor, wherein the chamber and upper gas injection electrode serve as ground surfaces.
  • a typical frequency for the RF bias ranges from 1 MHz to 100 MHz and is preferably 13.56 MHz.
  • RF power can be applied to the substrate holder electrode at multiple frequencies.
  • the impedance match network 32 serves to maximize the transfer of RF power to plasma in processing chamber 10 by minimizing the reflected power.
  • Match network topologies e.g., L-type, ⁇ -type, T-type
  • automatic control methods are known in the art.
  • Gas injection system 40 can include a showerhead, wherein the process gas 42 is supplied from a gas delivery system (not shown) to the processing region 45 through a gas injection plenum (not shown), a series of baffle plates (not shown) and a multi-orifice showerhead gas injection plate (not shown).
  • Vacuum pump system 50 can include a turbo-molecular vacuum pump (TMP) capable of a pumping speed up to 5000 liters per second (and greater), and a gate valve for throttling the chamber pressure. In conventional plasma processing devices utilized for dry plasma etch, a 1000 to 3000 liter per second TMP is employed.
  • TMP turbo-molecular vacuum pump
  • a controller 55 includes a microprocessor, a memory, and a digital I/O port capable of generating control voltages sufficient to communicate and activate inputs to the plasma processing system 1 as well as monitor outputs from the plasma processing system 1. Moreover, the controller 55 is coupled to and exchanges information with the RF generator 30, the impedance match network 32, the gas injection system 40, plasma monitor system 57, and the vacuum pump system 50. A program stored in the memory is utilized to control the aforementioned components of a plasma processing system 1 according to a stored process recipe.
  • controller 55 is a digital signal processor (DSP); model number TMS320, available from Texas Instruments, Dallas, Texas.
  • the plasma monitor system 57 can comprise, for example, an optical emission spectroscopy (OES) system to measure excited particles in the plasma environment and/or a plasma diagnostic system, such as a Langmuir probe, for measuring plasma density.
  • OES optical emission spectroscopy
  • the plasma monitor system 57 can be used with controller 55 to determine the status of the etching process and provide feedback to ensure process compliance.
  • plasma monitor system 57 can comprise a microwave and/or a RF diagnostic system.
  • FIG. 4 shows a plasma processing system according to an alternate embodiment of the present invention.
  • the plasma processing system 1 of FIG. 4 further includes either a mechanically or electrically rotating DC magnetic field system 60, in order to potentially increase plasma density and/or improve plasma processing uniformity, in addition to those components described with reference to FIG. 3.
  • the controller 55 is coupled to the rotating magnetic field system 60 in order to regulate the speed of rotation and field strength.
  • FIG. 5 shows a plasma processing system according to an alternate embodiment of the present invention.
  • the plasma processing system 1 of FIG. 5 further includes an upper plate electrode 70 to which RF power is coupled from an RF generator 72 through an impedance match network 74.
  • a typical frequency for the application of RF power to the upper electrode ranges from 10 MHz to 200 MHz and is preferably 60 MHz.
  • a typical frequency for the application of power to the lower electrode ranges from 0.1 MHz to 30 MHz and is preferably 2 MHz.
  • the controller 55 is coupled to the RF generator 72 and the impedance match network 74 in order to control the application of RF power to the upper electrode 70.
  • FIG. 5A shows a plasma processing system according to an alternate embodiment of the present invention.
  • the plasma processing system 1 in FIG. 5 is modified to contain a grounded lower electrode 20.
  • a DC bias can be applied to the lower electrode 20.
  • FIG. 5B shows a plasma processing system according to an alternate embodiment of the present invention.
  • the plasma processing system 1 in FIG. 5 is modified to contain a lower electrode 20 that is electrically isolated from the plasma processing system 1. In this setup, a floating potential can be formed on the lower electrode 20 and on the substrate 25 when the plasma is on.
  • FIG. 6 shows a plasma processing system according to an alternate embodiment of the present invention.
  • the plasma processing system of FIG. 3 is modified to further include an inductive coil 80 to which RF power is coupled via an RF generator 82 through an impedance match network 84.
  • RF power is inductively coupled from the inductive coil 80 through a dielectric window (not shown) to the plasma-processing region 45.
  • a typical frequency for the application of RF power to the inductive coil 80 ranges from 10 MHz to 100 MHz and is preferably 13.56 MHz.
  • a typical frequency for the application of power to the chuck electrode ranges from 0.1 MHz to 30 MHz and is preferably 13.56 MHz.
  • a slotted Faraday shield (not shown) can be employed to reduce capacitive coupling between the inductive coil 80 and plasma.
  • the controller 55 is coupled to the RF generator 82 and the impedance match network 84 in order to control the application of power to the inductive coil 80.
  • the plasma is formed using electron cyclotron resonance (ECR).
  • ECR electron cyclotron resonance
  • the plasma is formed from the launching of a Helicon wave.
  • the plasma is formed from a propagating surface wave.
  • FIG. 6A shows a plasma processing system according to an alternate embodiment of the present invention.
  • the plasma processing system of FIG. 6 is modified to contain a grounded chuck electrode 20.
  • a DC bias can be applied to the chuck electrode 20.
  • FIG. 6B shows a plasma processing system according to an alternate embodiment of the present invention.
  • the plasma processing system 1 of FIG. 6 is modified to contain a chuck electrode 20 that is electrically isolated from the plasma processing system 1. In this setup, a floating potential can be formed on the chuck electrode 20 and on the substrate 25 when the plasma is on.
  • FIG. 7 shows a flowchart illustrating wet etching of a modified layer of high-k material.
  • step 700 the process is started.
  • step 702 a modified layer of high-k material overlying a substrate is provided to a wet etch system.
  • step 704 the modified layer of high-k material is exposed to a wet etch fluid.
  • the etch fluid may be an acid such as sulfuric acid.
  • step 706 the modified layer of high-k material is etched.
  • the substrate is rinsed with deionized water and dried in step 708, and the process is ended in step 710.
  • the wet etching can be performed in a conventional cleaning or wet etching chamber, either operatively coupled to or within processing chamber 10.
  • a conventional cleaning or wet etching chamber either operatively coupled to or within processing chamber 10.
  • EXAMPLE Removal of a HfO 2 dielectric layer
  • a test structure was used that comprised patterned Si gate electrodes and a HfO 2 dielectric layer (5 ⁇ A thick) overlying a Si substrate.
  • the wet etch rate of the HfO 2 layer in hot sulfuric acid was about 2-3A/hr. Removal of a HfO 2 layer that requires long wet etch runs, can introduce problems such as erosion of the interface between the HfO 2 layer and the gate electrode.
  • a plasma modifying step was performed on the above test structure in a capacitively coupled plasma process chamber, using a process gas comprising HBr and He gases.
  • the substrate temperature was maintained at 80°C and the chamber pressure was 12mTorr.
  • the test structure was exposed to the plasma for about 12sec, which resulted in a modified HfO 2 layer with a thickness of about 5A.
  • the modified HfO 2 layer wet etched in hot sulfuric acid at a rate of about 2-3A/min, thereby showing greatly enhanced rate of removal when compared to a HfO 2 layer that was not subjected to the plasma modifying step.
  • the wet etch step showed good selectivity of the HfO 2 dielectric layer to the source/drain regions.
  • different plasma parameters were used plasma treat a HfO 2 layer, before wet etching the modified HfO 2 layer. The results are shown in Table I. In setup, a plasma was generated in the process chamber by RF powering the upper electrode and keeping the lower electrode at a floating potential by electrically insulating the lower electrode from the processing system. In this setup, a floating potential created in the lower electrode is thought to induce a strong electronic (E) field across the HfO 2 layer, thereby modifying the HfO 2 layer.
  • E electronic
  • HfO 2 layer is possibly modified by diffusion of electronegative species (e.g., O) from the HfO 2 layer to underlying Si substrate.
  • electronegative species e.g., O
  • the plasma processing system was run in RIE mode, where a plasma was generated by RF powering the lower electrode while keeping the upper electrode at a floating potential.
  • d1 is the initial HfO 2 layer thickness
  • d2 is the thickness of the plasma treated HfO 2 layer
  • d3 is the thickness of the remaining HfO 2 layer following the wet etch of the plasma treated HfO 2 layer.
  • TESC is the temperature of the electrostatic chuck upon which the wafer is positioned
  • Upper/lower power is the RF power applied to the upper and lower electrodes, respectively
  • P is the chamber pressure
  • Ar flow is the flow of Ar gas in the process chamber during the plasma treatment.
  • the Ar gas flow further comprised 10sccm of CF in Runs 1 and 2, to keep the high-k surface clean from quartz contamination during the plasma treatment.
  • the spacing between the upper and lower electrodes is denoted by G, and Time is the length of the plasma treatment.
  • the frequency for the RF bias on the upper electrode was 60MHz, and 13.56MHz on the lower electrode.
  • the wet etch step was carried out in dilute HF.
  • Runs 1 and 2 RF power was applied to the upper electrode but the lower electrode was at a floating potential. These process condition are thought to result in minor ion-bombardment of the high-k layer from the plasma environment, as seen by the lack of removal of the HfO 2 layer during the plasma treatment. However, the plasma treatment in Runs 1 and 2 is thought to results in E-field damage that modifies the high-k layer, as evidenced by removal of about 6A (5%) of the HfO 2 layer during the wet etch step. The E-field damage to the HfO 2 layer appears to saturate, since the same wet etch behavior was observed for the 20sec and 60sec plasma treatment runs.
  • Runs 5 and 6 the plasma treatment process was also run in RIE mode, but using a higher Ar gas flow than in Runs 3 and 4.
  • the higher Ar gas flows lead to sputtering of the HfO 2 layer with a sputtering rate greater than about 200A during the plasma treatment.
  • the remainder of the plasma treated HfO 2 layer was effectively removed during the wet etch step.
  • the HfO 2 layer residual left on the wafer after the plasma treatment in Run 5 is thought to be Hf-rich, and therefore the true residual layer thickness d3 is expected to be less than the measured 7.5A.

Landscapes

  • Engineering & Computer Science (AREA)
  • Chemical & Material Sciences (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • Inorganic Chemistry (AREA)
  • Physics & Mathematics (AREA)
  • General Chemical & Material Sciences (AREA)
  • Chemical Kinetics & Catalysis (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Drying Of Semiconductors (AREA)
  • Weting (AREA)

Abstract

A method and system are disclosed for modifying a layer of high-k material using a plasma process. The plasma process leads to enhanced removal rates of the modified high-k dielectric material using wet etching. The plasma process modifies the layer of high-k material through exposure to the plasma, where the plasma can comprise inert gases and/or reactive gases. The plasma treatment can be implemented as a step performed at the end of a gate-electrode etch process, or as a step at the end of a spacer-etch process.

Description

Title of the Invention A Method and System to Enhance the Removal of High-k Dielectric Materials
[0001] This application is based on and claims the benefit of United States Provisional Application Number 60/406,031 , filed August 27, 2002, the entire contents of which are incorporated herein by reference.
Field of the Invention
[0002] The present invention is related to removal of materials from a substrate, particularly to removal of high-k dielectric layers from a semiconductor substrate.
Background of the Invention
[0003] In the semiconductor industry, the minimum feature sizes of microelectronic devices are approaching the deep sub-micron regime to meet the demand for faster, lower power microprocessors and digital circuits. Process development and integration issues are key challenges for new gate stack materials and silicide processing, with the imminent replacement of SiO2 and Si-oxynitride (SiNxOy) with high-permittivity dielectric materials (also referred to herein as "high-k" materials), and the use of alternative gate electrode materials to replace doped poly-Si in sub-0.1 μm complementary metal-oxide semiconductor (CMOS) technology.
[0004] Dielectric materials featuring a dielectric constant greater than that of SiO2 (k~3.9) are commonly referred to as high-k materials. In addition, high-k materials may refer to dielectric materials that are deposited onto substrates (e.g., HfO2, ZrO2) rather than grown on the surface of the substrate (e.g., SiO2, SiNxOy). High-k materials may incorporate metallic silicates or oxides (e.g., Ta2O5 (k~26), TiO2 (k~80), ZrO2 (k~25), AI2O3 (k~9), HfSiO, HfO2 (k~25)). During the manufacturing of semiconductor devices, the high-k layers must be etched and removed in order to allow silicidation for the source/drain regions, and to reduce the risk of metallic impurities being implanted into the source/drain regions during ion implantation.
Summary of the Invention
[0005] The present invention relates to a plasma process to modify a high-k dielectric layer through exposure of the high-k layer to the plasma, resulting in a modified layer that etches efficiently using wet etch processes. [0006] The plasma process can comprise an inert gas and/or a reactive gas mixture, and the process can be implemented in-situ, as an additional step performed at the end of a gate-electrode etching process, or as an additional step added at the end of a spacer-etch process.
Brief Description of the Drawings
[0007] A more complete appreciation of the invention and many of the attendant advantages thereof will become readily apparent with reference to the following detailed description, particularly when considered in conjunction with the accompanying drawings, in which:
[0008] FIG. 1 shows a flowchart illustrating a method of modifying a layer of high-k material according to the present invention;
[0009] FIGS. 2a-2c show a schematic cross-sectional representation of the steps of modifying and removing a layer high-k dielectric material according to the present invention;
[0010] FIG. 3 shows a plasma processing system according to a preferred embodiment of the present invention;
[0011] FIG. 4 shows a plasma processing system according to an alternate embodiment of the present invention;
[0012] FIG. 5 shows a plasma processing system according to an alternate embodiment of the present invention;
[0013] FIG. 5A shows a plasma processing system according to an alternate embodiment of the present invention; [0014] FIG. 5B shows a plasma processing system according to an alternate embodiment of the present invention;
[0015] FIG. 6 shows a plasma processing system according to an alternate embodiment of the present invention;
[0016] FIG. 6A shows a plasma processing system according to an alternate embodiment of the present invention;
[0017] FIG. 6B shows a plasma processing system according to an alternate embodiment of the present invention; and
[0018] FIG. 7 shows a flowchart illustrating wet etching of a modified layer of high-k material.
Detailed Description of the Embodiments
[0019] In one embodiment of the invention, a plasma processing system uses an inert gas to modify a high-k dielectric layer by exposure to the plasma region. The inert gas species in the process gas can be selected from the group of noble gases He, Ne, Ar, Kr, and Xe, or other gases that are non- reactive towards a high-k layer in a plasma environment. The gas-phase plasma ions bombard and modify the high-k layer, but the ions are physically prevented from attacking the underlying Si layer by the high-k layer. In a separate wet etch step following the plasma process, the plasma modified high-k layers etch faster than high-k layers that were not subject to the plasma treatment.
[0020] In an alternate embodiment, the disclosed plasma treatment employs a reactive plasma that chemically reacts with the high-k layer, and the ions have sufficient energy to effectively disrupt and/or thin the high-k layer so that a wet etching process is able to efficiently remove the disrupted (modified) high-k layer. When a reactive plasma is used to modify the high-k layer, the process gas and plasma conditions are selected such that the patterned gate- conductor features and other materials may not be etched or damaged. For example, the process gas can comprise HBr or HCI, and an inert gas such as He. [0021] In a patterned etch process, where fine features are defined by a photoresist or a hard mask, the modification of the exposed high-k layer is substantially anisotropic due to ion bombardment that is parallel to the surface normal. As a result, the increase in the wet etch rate of the modified high-k layer is anisotropic. In other words, the result of the plasma modification of the high-k layer and the following wet etch step is anisotropic etching and removal of the exposed high-k layer.
[0022] In the manufacturing of semiconductor devices, the plasma treatment of the high-k layer gas according to the present invention can be carried out at different stages during the patterning process. For example, the plasma treatment can be added to the end of a normal gate etch process recipe, or added to a standard spacer-etch process.
[0023] For example, a sequence for forming a gate electrode that is defined by a hard mask can comprise: 1) "break-through", that etches through the hard mask; 2) "main-etch", that forms the electrode features; and 3) "over- etch", that etches and removes the (high-k) dielectric layer overlying the Si substrate. Etch step 3) that removes the high-k layer, frequently involves the use aggressive halogen containing precursors that have very low selectivity towards etching Si. These precursors (e.g., CF or HBr in the presence of O2) often necessitate the use of elevated substrate temperature to increase the volatility of the etch byproducts and the use of these precursors may furthermore require a large physical etch component and polymer formation to achieve adequate etch selectivity. The increased temperatures, in turn, can force a move from photoresist masking to hard masks. Consequently, there is a risk of damaging the underlying Si layer if the etch process is not promptly terminated when the high-k layer has been removed. [0024] The above plasma etch step 3) can be replaced by a plasma modifying/thinning step, where the ions in the plasma bombard and modify the high-k layer without completely removing it. In a reactive plasma process, the processing gas can comprise HBr or HCI, and an inert gas. The wet etch process can comprise hot sulfuric acid, resulting in removal of the high-k layer by a standard wet clean process. Since the high-k layer is not traversed during the modifying/thinning step, the likelihood of damage occurring to the underlying Si layer is reduced. If the thinning step is carried out for too long, the high-k layer is traversed, resulting in damage to the underlying Si layer. [0025] The exact effect of the plasma treatment on the high-k layer is currently not known. However, the plasma treatment may increase the amorphous content of the high-k layer and possibly breaks chemical bonds that create atomic fragments in the high-k layer. In addition to using inert gases the disclosed plasma treatment can utilize reactive gases, where the ion energy is adequate to disrupt the atomic structure of the high-k layer in such a way that the subsequent wet-etching process is able to remove the modified high-k layer. When using a reactive plasma, the process conditions can be selected such that the existing gate-conductor features are not etched. [0026] The plasma treatment of the high-k layer can be incorporated into manufacturing of semiconductor devices by carrying out the plasma treatment at the end of the spacer-etch process. Sidewall spacers are used to achieve isolation between the gate and source/drain regions, as well as to facilitate fabrication of self-aligned, drain-engineered dopant structures. Sometimes, it is desirable to have the high-k layer remaining on the source/drain region while performing the spacer-etch process, so that the plasma environment is exposed to the "sacrificial" high-k material instead of the Si. After the spacer is formed, plasma treatment of the high-k layer according to the current invention is performed in-situ to modify the high-k layer and facilitate fast wet etching of the high-k layer.
[0027] The additional plasma treatment step can be added onto the end of the gate-electrode etching process, or the additional plasma treatment step can be added onto the end of the spacer-etch process. Advantageously, the invention can be performed in a separate process chamber or on a separate plasma etch tool.
[0028] After the plasma etch step, the wafer can be wet- etched using standard wet etching methods to remove the high-k layer. Then an ion implant process step forms the source/drain regions without the presence of a high-k layer on the silicon surface, which alleviates the risk of a knock-on implantation of impurities from the high-k layer into the source/drain regions. An additional benefit is that the high-k removal will not inhibit the silicidation of the source/drain regions, a process step that is extremely sensitive to interfacial silicon surface layers.
[0029] Modification of high-k materials using phosphorous ion implantation, has shown significant increase in wet etch rates of the ion implanted high-k material. However, this requires the incident ion kinetic energy to be significantly reduced from the normal implant kinetic energy. This can be explained through the reduced collision cross-section coupled with the increased wafer surface temperature by high kinetic energy ions. In other words, ions with kinetic energy in the range of a standard ion-implant process have much reduced collision cross section with the high-k layer, and as a result, the incident ions simply pass through the thin (e.g., 3nm to 5nm) high-k layers without causing significant bond-breaking collisions. Also, high-energy implants heat up the wafer and the increased wafer temperature can anneal and repair the broken bonds and thereby significantly restore the initial properties of the high-k layer.
[0030] FIG. 1 shows a flowchart illustrating a method of modifying a layer of high-k material according to the present invention. The method uses a plasma process to modify the high-k layer for the following wet etch process that removes the modified high-k layer from the substrate. In step 100, the process is started. In step 102, a layer is provided having a high-k material overlying a substrate, and the substrate is positioned in a plasma processing chamber. In step 104, a process gas comprising an inert gas and/or a reactive gas is introduced into the plasma processing chamber, and a plasma is started. In step 106, the layer of high-k material is exposed to the plasma, and the layer is modified due to ion bombardment in the plasma. When the process in step 106 has been carried out for the desired amount of time to modify the high-k layer, the process is ended in step 108. [0031] FIGS. 2a-2c show a schematic cross-sectional representation of the steps of modifying and removing a layer high-k dielectric material. FIG. 2a shows a partially completed structure 200 comprising a high-k dielectric layer 204 overlying a semiconductor substrate 202, etched gate electrode features 206 and hard mask or photoresist layer 208 defining the patterned structure. FIG. 2b shows the partially completed structure 200 from FIG. 2a following a plasma etch process. A modified high-k layer 210 is formed on the horizontal surface that is exposed to the plasma. The structure 200 in FIG. 2b is further processed using standard wet cleaning methods that are well known in the art to form the structure 200 in FIG. 2c where the modified high-k layer and the hard mask (or photoresist layer) have been removed and the structure is ready for further processing to form a semiconductor device. [0032] Low selectivity of high-k dielectrics to SiO2, can be problematic when attempting to clear high-k layers overlying Si and SiO2 regions simultaneously. Over-etching high-k dielectrics can lead to excessive removal of SiO2 from the isolation regions of a device. Therefore, integration of high-k dielectrics may require the use of new etch processes with high selectivity to SiO2. The suggested disruption of the molecular structure of the high-k layers during - exposure to the plasma allows for a greater choice of wet etch chemistries, that have high etch selectivity of high-k materials to Si and SiO2. [0033] FIG. 3 shows a plasma processing system according to a preferred embodiment of the present invention. In FIGS. 3-6, like reference numbers are used to indicate like elements throughout. A plasma processing system 1 that is capable of sustaining a plasma is depicted in FIG. 3, which includes a plasma process chamber 10 configured to facilitate the generation of plasma in processing region 45. The plasma processing system 1 further comprises a substrate holder 20, upon which a substrate 25 to be processed is affixed, and a gas injection system 40 for introducing process gases 42 to the plasma process chamber 10, and a vacuum pumping system 50. The gas injection system 40 allows independent control over the delivery of process gases to the process chamber from ex-situ gas sources. [0034] An ionizable gas or mixture of gases is introduced via the gas injection system 40 and the process pressure is adjusted. For example, conroller 55 is used to control the vacuum pumping system 50 and gas injection system 40. Desirably, plasma is utilized to create materials specific to a predetermined materials process, and to aid either the deposition of material to a substrate 25 or the removal of material from the exposed surfaces of the substrate 25.
[0035] Substrate 25 is transferred into and out of chamber 10 through a slot valve (not shown) and chamber feed-through (not shown) via robotic substrate transfer system where it is received by substrate lift pins (not shown) housed within substrate holder 20 and mechanically translated by devices housed therein. Once the substrate 25 is received from the substrate transfer system, it is lowered to an upper surface of the substrate holder 20. [0036] In an alternate embodiment, the substrate 25 is affixed to the substrate holder 20 via an electrostatic clamp (not shown). Furthermore, the substrate holder 20 further includes a cooling system including a re-circulating coolant flow that receives heat from the substrate holder 20 and transfers heat to a heat exchanger system (not shown), or when heating, transfers heat from the heat exchanger system. Moreover, gas may be delivered to the backside of the substrate to improve the gas-gap thermal conductance between the substrate 25 and the substrate holder 20. Such a system is utilized when temperature control of the substrate is required at elevated or reduced temperatures. For example, temperature control of the substrate may be useful at temperatures in excess of the steady-state temperature achieved due to a balance of the heat flux delivered to the substrate 25 from the plasma and the heat flux removed from substrate 25 by conduction to the substrate holder 20. In other embodiments, heating elements, such as resistive heating elements, or thermo-electric heaters/coolers are included. [0037] In the embodiment, shown in FIG. 3, the substrate holder 20 can further serve as an electrode through which radio frequency (RF) power is coupled to plasma in the processing region 45. For example, the substrate holder 20 can be electrically biased at a RF voltage via the transmission of RF power from an RF generator 30 through an impedance match network 32 to the substrate holder 20. The RF bias serves to heat electrons and, thereby, form and maintain plasma. In this configuration, the system operates as a RIE reactor, wherein the chamber and upper gas injection electrode serve as ground surfaces. A typical frequency for the RF bias ranges from 1 MHz to 100 MHz and is preferably 13.56 MHz.
[0038] In an alternate embodiment, RF power can be applied to the substrate holder electrode at multiple frequencies. Furthermore, the impedance match network 32 serves to maximize the transfer of RF power to plasma in processing chamber 10 by minimizing the reflected power. Match network topologies (e.g., L-type, π-type, T-type) and automatic control methods are known in the art.
[0039] With continuing reference to FIG. 3, a process gas 42 is introduced to the processing region 45 through the gas injection system 40. Gas injection system 40 can include a showerhead, wherein the process gas 42 is supplied from a gas delivery system (not shown) to the processing region 45 through a gas injection plenum (not shown), a series of baffle plates (not shown) and a multi-orifice showerhead gas injection plate (not shown). [0040] Vacuum pump system 50 can include a turbo-molecular vacuum pump (TMP) capable of a pumping speed up to 5000 liters per second (and greater), and a gate valve for throttling the chamber pressure. In conventional plasma processing devices utilized for dry plasma etch, a 1000 to 3000 liter per second TMP is employed. TMPs are useful for low pressure processing, typically less than 50 mTorr. For high pressure processing (i.e. greater than 100 mTorr), a mechanical booster pump and dry roughing pump are used. [0041] A controller 55 includes a microprocessor, a memory, and a digital I/O port capable of generating control voltages sufficient to communicate and activate inputs to the plasma processing system 1 as well as monitor outputs from the plasma processing system 1. Moreover, the controller 55 is coupled to and exchanges information with the RF generator 30, the impedance match network 32, the gas injection system 40, plasma monitor system 57, and the vacuum pump system 50. A program stored in the memory is utilized to control the aforementioned components of a plasma processing system 1 according to a stored process recipe. One example of controller 55 is a digital signal processor (DSP); model number TMS320, available from Texas Instruments, Dallas, Texas.
[0042] The plasma monitor system 57 can comprise, for example, an optical emission spectroscopy (OES) system to measure excited particles in the plasma environment and/or a plasma diagnostic system, such as a Langmuir probe, for measuring plasma density. The plasma monitor system 57 can be used with controller 55 to determine the status of the etching process and provide feedback to ensure process compliance. Alternately, plasma monitor system 57 can comprise a microwave and/or a RF diagnostic system. [0043] FIG. 4 shows a plasma processing system according to an alternate embodiment of the present invention. The plasma processing system 1 of FIG. 4 further includes either a mechanically or electrically rotating DC magnetic field system 60, in order to potentially increase plasma density and/or improve plasma processing uniformity, in addition to those components described with reference to FIG. 3. Moreover, the controller 55 is coupled to the rotating magnetic field system 60 in order to regulate the speed of rotation and field strength.
[0044] FIG. 5 shows a plasma processing system according to an alternate embodiment of the present invention. The plasma processing system 1 of FIG. 5 further includes an upper plate electrode 70 to which RF power is coupled from an RF generator 72 through an impedance match network 74. A typical frequency for the application of RF power to the upper electrode ranges from 10 MHz to 200 MHz and is preferably 60 MHz. Additionally, a typical frequency for the application of power to the lower electrode ranges from 0.1 MHz to 30 MHz and is preferably 2 MHz. Moreover, the controller 55 is coupled to the RF generator 72 and the impedance match network 74 in order to control the application of RF power to the upper electrode 70. [0045] FIG. 5A shows a plasma processing system according to an alternate embodiment of the present invention.The plasma processing system 1 in FIG. 5 is modified to contain a grounded lower electrode 20. In an alternate embodiment, a DC bias can be applied to the lower electrode 20. [0046] FIG. 5B shows a plasma processing system according to an alternate embodiment of the present invention. The plasma processing system 1 in FIG. 5 is modified to contain a lower electrode 20 that is electrically isolated from the plasma processing system 1. In this setup, a floating potential can be formed on the lower electrode 20 and on the substrate 25 when the plasma is on.
[0047] FIG. 6 shows a plasma processing system according to an alternate embodiment of the present invention. The plasma processing system of FIG. 3 is modified to further include an inductive coil 80 to which RF power is coupled via an RF generator 82 through an impedance match network 84. RF power is inductively coupled from the inductive coil 80 through a dielectric window (not shown) to the plasma-processing region 45. A typical frequency for the application of RF power to the inductive coil 80 ranges from 10 MHz to 100 MHz and is preferably 13.56 MHz. Similarly, a typical frequency for the application of power to the chuck electrode ranges from 0.1 MHz to 30 MHz and is preferably 13.56 MHz. In addition, a slotted Faraday shield (not shown) can be employed to reduce capacitive coupling between the inductive coil 80 and plasma. Moreover, the controller 55 is coupled to the RF generator 82 and the impedance match network 84 in order to control the application of power to the inductive coil 80.
[0048] In an alternate embodiment, the plasma is formed using electron cyclotron resonance (ECR). In yet another embodiment, the plasma is formed from the launching of a Helicon wave. In yet another embodiment, the plasma is formed from a propagating surface wave.
[0049] FIG. 6A shows a plasma processing system according to an alternate embodiment of the present invention. The plasma processing system of FIG. 6 is modified to contain a grounded chuck electrode 20. In an alternate embodiment, a DC bias can be applied to the chuck electrode 20. [0050] FIG. 6B shows a plasma processing system according to an alternate embodiment of the present invention. The plasma processing system 1 of FIG. 6 is modified to contain a chuck electrode 20 that is electrically isolated from the plasma processing system 1. In this setup, a floating potential can be formed on the chuck electrode 20 and on the substrate 25 when the plasma is on.
[0051] FIG. 7 shows a flowchart illustrating wet etching of a modified layer of high-k material. In step 700 the process is started. In step 702, a modified layer of high-k material overlying a substrate is provided to a wet etch system. In step 704 the modified layer of high-k material is exposed to a wet etch fluid. The etch fluid may be an acid such as sulfuric acid. In step 706 the modified layer of high-k material is etched. When the process in step 706 has been carried out for the desired amount of time to etch the high-k layer, the substrate is rinsed with deionized water and dried in step 708, and the process is ended in step 710.
[0052] The wet etching can be performed in a conventional cleaning or wet etching chamber, either operatively coupled to or within processing chamber 10. [0053] The following examples are provided to further illustrate embodiments of the present invention and are not intended to restrict the scope of the invention.
[0054] EXAMPLE: Removal of a HfO2 dielectric layer [0055] A test structure was used that comprised patterned Si gate electrodes and a HfO2 dielectric layer (5θA thick) overlying a Si substrate. In the absence of a plasma modifying step, the wet etch rate of the HfO2 layer in hot sulfuric acid, was about 2-3A/hr. Removal of a HfO2 layer that requires long wet etch runs, can introduce problems such as erosion of the interface between the HfO2 layer and the gate electrode.
[0056] Alternatively, a plasma modifying step was performed on the above test structure in a capacitively coupled plasma process chamber, using a process gas comprising HBr and He gases. The substrate temperature was maintained at 80°C and the chamber pressure was 12mTorr. The test structure was exposed to the plasma for about 12sec, which resulted in a modified HfO2 layer with a thickness of about 5A. Following the plasma process, the modified HfO2 layer wet etched in hot sulfuric acid at a rate of about 2-3A/min, thereby showing greatly enhanced rate of removal when compared to a HfO2 layer that was not subjected to the plasma modifying step. Furthermore, the wet etch step showed good selectivity of the HfO2 dielectric layer to the source/drain regions. [0048] In another example of the current invention, different plasma parameters were used plasma treat a HfO2 layer, before wet etching the modified HfO2 layer. The results are shown in Table I. In setup, a plasma was generated in the process chamber by RF powering the upper electrode and keeping the lower electrode at a floating potential by electrically insulating the lower electrode from the processing system. In this setup, a floating potential created in the lower electrode is thought to induce a strong electronic (E) field across the HfO2 layer, thereby modifying the HfO2 layer. We speculate that the HfO2 layer is possibly modified by diffusion of electronegative species (e.g., O) from the HfO2 layer to underlying Si substrate. In another setup, the plasma processing system was run in RIE mode, where a plasma was generated by RF powering the lower electrode while keeping the upper electrode at a floating potential. [0049] Table
Figure imgf000014_0001
[0050] In Table I, d1 is the initial HfO2 layer thickness, d2 is the thickness of the plasma treated HfO2 layer, and d3 is the thickness of the remaining HfO2 layer following the wet etch of the plasma treated HfO2 layer. TESC is the temperature of the electrostatic chuck upon which the wafer is positioned, Upper/lower power is the RF power applied to the upper and lower electrodes, respectively, P is the chamber pressure, and Ar flow is the flow of Ar gas in the process chamber during the plasma treatment. The Ar gas flow further comprised 10sccm of CF in Runs 1 and 2, to keep the high-k surface clean from quartz contamination during the plasma treatment. In Table I, the spacing between the upper and lower electrodes is denoted by G, and Time is the length of the plasma treatment. The frequency for the RF bias on the upper electrode was 60MHz, and 13.56MHz on the lower electrode. The wet etch step was carried out in dilute HF.
[0051] In Runs 1 and 2, RF power was applied to the upper electrode but the lower electrode was at a floating potential. These process condition are thought to result in minor ion-bombardment of the high-k layer from the plasma environment, as seen by the lack of removal of the HfO2 layer during the plasma treatment. However, the plasma treatment in Runs 1 and 2 is thought to results in E-field damage that modifies the high-k layer, as evidenced by removal of about 6A (5%) of the HfO2 layer during the wet etch step. The E-field damage to the HfO2 layer appears to saturate, since the same wet etch behavior was observed for the 20sec and 60sec plasma treatment runs.
[0052] In Runs 3 and 4, the plasma treatment process was carried out in RIE mode, where power was applied to the lower electrode but the upper electrode was at a floating potential . These process conditions did not lead to significant removal of HfO2 during the plasma treatment, but the runs of 20sec and 60sec, lead to removal of 19A and 26A of HfO2, respectively, during the following wet etch step.
[0053] In Runs 5 and 6, the plasma treatment process was also run in RIE mode, but using a higher Ar gas flow than in Runs 3 and 4. The higher Ar gas flows lead to sputtering of the HfO2 layer with a sputtering rate greater than about 200A during the plasma treatment. The remainder of the plasma treated HfO2 layer was effectively removed during the wet etch step. The HfO2 layer residual left on the wafer after the plasma treatment in Run 5 is thought to be Hf-rich, and therefore the true residual layer thickness d3 is expected to be less than the measured 7.5A.
[0054] Numerous modifications and variations of the present invention are possible in light of the above teachings. It is therefore to be understood that, within the scope of the appended claims, the invention may be practiced otherwise than as specifically described herein.

Claims

CLAIMS: What is claimed is:
1. A method of processing a layer containing a high-permittivity material in a plasma processing system, the method comprising: providing a layer containing a high-permittivity material overlying a substrate; modifying the layer containing the high-permittivity material by exposing the layer to a plasma; and wet etching to remove the modified layer containing the high- permittivity material.
2. The method as claimed in claim 1 , wherein the modifying partially removes the layer containing the high-permittivity material.
3. The method as claimed in claim 1 , wherein the modifying partially disassociates the layer containing the high-permittivity material.
4. The method according to claim 1 , wherein the modifying comprises introducing a process gas into a plasma chamber and creating the plasma, the process gas comprising a reactive gas.
5. The method according to claim 4, wherein the reactive gas comprises at least one of HBr and HCI.
6. The method according to claim 4, wherein the process gas further comprises an inert gas.
7. The method according to claim 6, wherein the inert gas is selected from He, Ne, Ar, Kr, Xe, or mixtures thereof.
8. The method according to claim 1 , wherein the modifying comprises introducing a process gas into a plasma chamber and creating the plasma, the process gas comprising an inert gas.
9. The method according to claim 8, wherein the inert gas is selected from He, Ne, Ar, Kr, Xe, or mixtures thereof.
10. The method according to claim 1 , wherein the high-permittivity material comprises at least one of Ta2O5, TiO2, ZrO2, AI2O3, HfSiO, and HfO2.
11.The method according to claim 1 , wherein the modifying further comprises RF powering a substrate holder that exposes the substrate containing the high-permittivity material to the plasma.
12. The method according to claim 1 , wherein the modifying further comprises grounding a substrate holder that exposes the substrate containing the high-permittivity material to the plasma.
13. The method according to claim 1 , wherein the modifying further comprises applying a DC bias to a substrate holder that exposes the substrate containing the high-permittivity material to the plasma.
14. The method according to claim 1 , wherein the modifying further comprises electrically isolating a substrate holder from the plasma processing system, the substrate holder exposing the substrate containing the high- permittivity material to the plasma.
15. A method of processing a layer containing a high-permittivity material in a plasma processing system, the method comprising: providing a layer containing a high-permittivity material overlying a substrate; introducing a process gas into a plasma processing chamber and creating a plasma; modifying the layer containing the high-permittivity material by exposing the layer to the plasma; and removing the modified layer containing the high-permittivity material using wet etching.
16. A method of processing a layer containing a high-permittivity material in a plasma processing system, the method comprising: providing a layer containing a high-permittivity material overlying a substrate; introducing a process gas into a plasma processing chamber and creating a plasma; anisotropically modifying the layer containing the high-permittivity material in accordance with a pattern by exposing the layer to the plasma; and removing the layer containing a high-permittivity material using wet etching.
17. A plasma processing system comprising: a process chamber capable of sustaining a plasma; a gas injection system configured to inject a process gas into the process chamber; a plasma source configured to create plasma from said process gas; a substrate holder that exposes a substrate comprising a layer of high-permittivity materials to the plasma, thereby modifying the layer; a controller that controls the plasma processing system; and a wet cleaning chamber disposed in or operatively coupled to said process chamber.
18. The system according to claim 17, wherein the plasma source comprises an inductive coil.
19. The system according to claim 17, wherein the plasma source comprises a plate electrode.
20. The system according to claim 17, wherein the plasma source comprises an antenna.
21. The system according to claim 17, wherein the plasma source comprises an ECR source.
22. The system according to claim 17, wherein the plasma source comprises a Helicon wave source.
23. The system according to claim 17, wherein the plasma source comprises a surface wave source.
24. The system according to claim 17, wherein the process gas comprises a reactive gas.
25. The system according to claim 24, wherein the reactive gas comprises at least one of HBr and HCI.
26. The system according to claim 24, wherein the process gas further comprises an inert gas.
27. The system according to claim 26, wherein the inert gas is selected from He, Ne, Ar, Kr, Xe, or mixtures thereof.
28. The system according to claim 17, wherein the process gas comprises an inert gas.
29. The system according to claim 28, wherein the inert gas is selected from He, Ne, Ar, Kr, Xe, or mixtures thereof.
30. The system according to claim 17, wherein the high-permittivity material comprises at least one of Ta2Os, TiO2, ZrO2, AI2O3, HfSiO, and HfO2.
31. The system according to claim 17, wherein said wet cleaning chamber is operatively coupled to said process chamber.
32. The system according to claim 17, wherein said wet cleaning chamber is disposed in said process chamber.
33. The system according to claim 17, wherein the substrate holder is RF powered.
34. The system according to claim 17, wherein the substrate holder is grounded.
35. The system according to claim 17, wherein a DC bias is applied to the substrate holder.
36. The system according to claim 17, wherein the substrate holder is electrically isolated from the plasma processing system.
PCT/US2003/026496 2002-08-27 2003-08-26 A method and system to enhance the removal of high-k-dielectric materials WO2004021409A2 (en)

Priority Applications (2)

Application Number Priority Date Filing Date Title
AU2003269995A AU2003269995A1 (en) 2002-08-27 2003-08-26 A method and system to enhance the removal of high-k-dielectric materials
JP2004532965A JP2005537668A (en) 2002-08-27 2003-08-26 Method and system for improving removal of high dielectric constant dielectric material

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US40603102P 2002-08-27 2002-08-27
US60/406,031 2002-08-27

Publications (2)

Publication Number Publication Date
WO2004021409A2 true WO2004021409A2 (en) 2004-03-11
WO2004021409A3 WO2004021409A3 (en) 2004-07-01

Family

ID=31978257

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/US2003/026496 WO2004021409A2 (en) 2002-08-27 2003-08-26 A method and system to enhance the removal of high-k-dielectric materials

Country Status (4)

Country Link
US (1) US20040129674A1 (en)
JP (1) JP2005537668A (en)
AU (1) AU2003269995A1 (en)
WO (1) WO2004021409A2 (en)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP1511073A1 (en) * 2003-08-28 2005-03-02 Intel Corporation A selective etch process for making a semiconductor device having a high-k gate dielectric
US7115530B2 (en) * 2003-12-03 2006-10-03 Texas Instruments Incorporated Top surface roughness reduction of high-k dielectric materials using plasma based processes
US7137061B2 (en) 2002-08-15 2006-11-14 Infineon Technologies Ag Method and device for signaling a transmission fault on a data line

Families Citing this family (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6537844B1 (en) * 2001-05-31 2003-03-25 Kabushiki Kaisha Toshiba Manufacturing method for exposure mask, generating method for mask substrate information, mask substrate, exposure mask, manufacturing method for semiconductor device and server
WO2004030049A2 (en) * 2002-09-27 2004-04-08 Tokyo Electron Limited A method and system for etching high-k dielectric materials
US20050064716A1 (en) * 2003-04-14 2005-03-24 Hong Lin Plasma removal of high k metal oxide
US7413996B2 (en) * 2003-04-14 2008-08-19 Lsi Corporation High k gate insulator removal
JP2005039015A (en) * 2003-07-18 2005-02-10 Hitachi High-Technologies Corp Method and apparatus for plasma processing
US20060068603A1 (en) * 2004-09-30 2006-03-30 Tokyo Electron Limited A method for forming a thin complete high-permittivity dielectric layer
US7413992B2 (en) * 2005-06-01 2008-08-19 Lam Research Corporation Tungsten silicide etch process with reduced etch rate micro-loading
EP1969619A1 (en) * 2005-10-20 2008-09-17 INTERUNIVERSITAIR MICROELEKTRONICA CENTRUM vzw (IMEC) A method for fabricating a high-k dielectric layer
KR100998417B1 (en) * 2007-08-20 2010-12-03 주식회사 하이닉스반도체 Method of forming a dielectric layer in semiconductor memory device
US20090253268A1 (en) * 2008-04-03 2009-10-08 Honeywell International, Inc. Post-contact opening etchants for post-contact etch cleans and methods for fabricating the same
US8598027B2 (en) * 2010-01-20 2013-12-03 International Business Machines Corporation High-K transistors with low threshold voltage
CN102064103A (en) * 2010-12-02 2011-05-18 上海集成电路研发中心有限公司 High-k gate dielectric layer manufacture method
JP6980406B2 (en) * 2017-04-25 2021-12-15 株式会社日立ハイテク Semiconductor manufacturing equipment and methods for manufacturing semiconductor equipment
US11380523B2 (en) 2019-02-14 2022-07-05 Hitachi High-Tech Corporation Semiconductor manufacturing apparatus

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4690728A (en) * 1986-10-23 1987-09-01 Intel Corporation Pattern delineation of vertical load resistor
US4940509A (en) * 1988-03-25 1990-07-10 Texas Instruments, Incorporated Isotropic etchant for capped silicide processes
US6258608B1 (en) * 1999-01-20 2001-07-10 Samsung Electronics Co., Ltd. Method for forming a crystalline perovskite ferroelectric material in a semiconductor device
US20020043340A1 (en) * 1989-02-27 2002-04-18 Masayuki Kojima Apparatus for processing samples
US20030104706A1 (en) * 2001-12-04 2003-06-05 Matsushita Electric Industrial Co., Ltd. Wet-etching method and method for manufacturing semiconductor device

Family Cites Families (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US43340A (en) * 1864-06-28 Improved leather-paper for floor-cloths
US104706A (en) * 1870-06-28 Improved device for tendering or chopping meat
WO1999026277A1 (en) * 1997-11-17 1999-05-27 Mattson Technology, Inc. Systems and methods for plasma enhanced processing of semiconductor wafers
KR20010062209A (en) * 1999-12-10 2001-07-07 히가시 데쓰로 Processing apparatus with a chamber having therein a high-etching resistant sprayed film
US6656852B2 (en) * 2001-12-06 2003-12-02 Texas Instruments Incorporated Method for the selective removal of high-k dielectrics
US6806095B2 (en) * 2002-03-06 2004-10-19 Padmapani C. Nallan Method of plasma etching of high-K dielectric materials with high selectivity to underlying layers
US6818553B1 (en) * 2002-05-15 2004-11-16 Taiwan Semiconductor Manufacturing Company, Ltd. Etching process for high-k gate dielectrics
US6764898B1 (en) * 2002-05-16 2004-07-20 Advanced Micro Devices, Inc. Implantation into high-K dielectric material after gate etch to facilitate removal
US6579809B1 (en) * 2002-05-16 2003-06-17 Advanced Micro Devices, Inc. In-situ gate etch process for fabrication of a narrow gate transistor structure with a high-k gate dielectric

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4690728A (en) * 1986-10-23 1987-09-01 Intel Corporation Pattern delineation of vertical load resistor
US4940509A (en) * 1988-03-25 1990-07-10 Texas Instruments, Incorporated Isotropic etchant for capped silicide processes
US20020043340A1 (en) * 1989-02-27 2002-04-18 Masayuki Kojima Apparatus for processing samples
US6258608B1 (en) * 1999-01-20 2001-07-10 Samsung Electronics Co., Ltd. Method for forming a crystalline perovskite ferroelectric material in a semiconductor device
US20030104706A1 (en) * 2001-12-04 2003-06-05 Matsushita Electric Industrial Co., Ltd. Wet-etching method and method for manufacturing semiconductor device

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
THOMAS D J ET AL: "A practical PZT dry etching process that increases the top electrode contact reliability in pyroelectric detector arrays by using a M0RIhigh density plasma system" 2001 PROCEEDINGS IEEE/SEMI ADVANCED SEMICONDUCTOR MANUFACTURING CONFERENCE AND WORKSHOP. (ASMC). MUNICH, GERMANY, APRIL 23 - 24, 2001, IEEE/SEMI ADVANCED SEMICONDUCTOR MANUFACTURING CONFERENCE AND WORKSHOP, NEW YORK, NY: IEEE, US, vol. CONF. 12, 23 April 2001 (2001-04-23), pages 81-83, XP010544803 ISBN: 0-7803-6555-0 *

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7137061B2 (en) 2002-08-15 2006-11-14 Infineon Technologies Ag Method and device for signaling a transmission fault on a data line
EP1511073A1 (en) * 2003-08-28 2005-03-02 Intel Corporation A selective etch process for making a semiconductor device having a high-k gate dielectric
WO2005024929A1 (en) * 2003-08-28 2005-03-17 Intel Corporation (A Delaware Corporation) A selective etch process for making a semiconductor device having a high-k gate dielectric
US7115530B2 (en) * 2003-12-03 2006-10-03 Texas Instruments Incorporated Top surface roughness reduction of high-k dielectric materials using plasma based processes

Also Published As

Publication number Publication date
JP2005537668A (en) 2005-12-08
AU2003269995A1 (en) 2004-03-19
WO2004021409A3 (en) 2004-07-01
AU2003269995A8 (en) 2004-03-19
US20040129674A1 (en) 2004-07-08

Similar Documents

Publication Publication Date Title
US9570313B2 (en) Method for etching high-K dielectric using pulsed bias power
KR101411744B1 (en) Method for etching a hafnium containing layer and plasma processing system
US7344993B2 (en) Low-pressure removal of photoresist and etch residue
US20040129674A1 (en) Method and system to enhance the removal of high-k dielectric materials
JP2008244479A (en) Method and system for dry-etching metal nitride
JPH0982687A (en) Manufacture of semiconductor device
WO2013046050A2 (en) Dry cleaning method for recovering etch process condition
US20220181162A1 (en) Etching apparatus
US20050118353A1 (en) Method and system for etching a high-k dielectric material
JP2005039015A (en) Method and apparatus for plasma processing
TWI488235B (en) Method for patterning a full metal gate structure
JP2003023000A (en) Production method for semiconductor device
WO2006038974A2 (en) A method and system for forming a feature in a high-k layer
US20080217294A1 (en) Method and system for etching a hafnium containing material
US8501628B2 (en) Differential metal gate etching process
US6746925B1 (en) High-k dielectric bird's beak optimizations using in-situ O2 plasma oxidation
US10026597B2 (en) Hydrogen plasma based cleaning process for etch hardware
JP4865373B2 (en) Dry etching method
JP4577328B2 (en) Manufacturing method of semiconductor device
CN116457919A (en) Tin oxide and tin carbide materials for semiconductor patterning applications

Legal Events

Date Code Title Description
AK Designated states

Kind code of ref document: A2

Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BY BZ CA CH CN CO CR CU CZ DE DK DM DZ EC EE ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NI NO NZ OM PG PH PL PT RO RU SC SD SE SG SK SL SY TJ TM TN TR TT TZ UA UG US UZ VC VN YU ZA ZM ZW

AL Designated countries for regional patents

Kind code of ref document: A2

Designated state(s): GH GM KE LS MW MZ SD SL SZ TZ UG ZM ZW AM AZ BY KG KZ MD RU TJ TM AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IT LU MC NL PT RO SE SI SK TR BF BJ CF CG CI CM GA GN GQ GW ML MR NE SN TD TG

121 Ep: the epo has been informed by wipo that ep was designated in this application
WWE Wipo information: entry into national phase

Ref document number: 2004532965

Country of ref document: JP

122 Ep: pct application non-entry in european phase