US8704566B2 - Hybrid phase-locked loop architectures - Google Patents
Hybrid phase-locked loop architectures Download PDFInfo
- Publication number
- US8704566B2 US8704566B2 US13/608,277 US201213608277A US8704566B2 US 8704566 B2 US8704566 B2 US 8704566B2 US 201213608277 A US201213608277 A US 201213608277A US 8704566 B2 US8704566 B2 US 8704566B2
- Authority
- US
- United States
- Prior art keywords
- output
- circuit
- dco
- signal
- control
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
- 239000003990 capacitor Substances 0.000 claims description 19
- 239000006187 pill Substances 0.000 claims 1
- 230000001960 triggered effect Effects 0.000 description 15
- 238000000034 method Methods 0.000 description 13
- 238000010586 diagram Methods 0.000 description 10
- 230000008569 process Effects 0.000 description 4
- 238000012937 correction Methods 0.000 description 3
- 230000004044 response Effects 0.000 description 3
- 239000004065 semiconductor Substances 0.000 description 3
- 238000001228 spectrum Methods 0.000 description 3
- 230000001052 transient effect Effects 0.000 description 3
- 230000008901 benefit Effects 0.000 description 2
- 230000008859 change Effects 0.000 description 2
- 238000004891 communication Methods 0.000 description 2
- 238000001514 detection method Methods 0.000 description 2
- 238000011160 research Methods 0.000 description 2
- 239000000758 substrate Substances 0.000 description 2
- 238000013459 approach Methods 0.000 description 1
- 239000000872 buffer Substances 0.000 description 1
- 230000015556 catabolic process Effects 0.000 description 1
- 230000007123 defense Effects 0.000 description 1
- 238000006731 degradation reaction Methods 0.000 description 1
- 238000011161 development Methods 0.000 description 1
- 230000007717 exclusion Effects 0.000 description 1
- 230000005669 field effect Effects 0.000 description 1
- 230000006870 function Effects 0.000 description 1
- 238000005259 measurement Methods 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 238000013139 quantization Methods 0.000 description 1
- 230000000630 rising effect Effects 0.000 description 1
- 238000012546 transfer Methods 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/08—Details of the phase-locked loop
- H03L7/10—Details of the phase-locked loop for assuring initial synchronisation or for broadening the capture range
- H03L7/107—Details of the phase-locked loop for assuring initial synchronisation or for broadening the capture range using a variable transfer function for the loop, e.g. low pass filter having a variable bandwidth
- H03L7/1072—Details of the phase-locked loop for assuring initial synchronisation or for broadening the capture range using a variable transfer function for the loop, e.g. low pass filter having a variable bandwidth by changing characteristics of the charge pump, e.g. changing the gain
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/08—Details of the phase-locked loop
- H03L7/085—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal
- H03L7/087—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal using at least two phase detectors or a frequency and phase detector in the loop
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/08—Details of the phase-locked loop
- H03L7/085—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal
- H03L7/089—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal the phase or frequency detector generating up-down pulses
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/08—Details of the phase-locked loop
- H03L7/085—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal
- H03L7/093—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal using special filtering or amplification characteristics in the loop
Definitions
- the field relates generally to phase locked loop (PLL) architectures such as hybrid PLL architectures having digital integrating paths and analog proportional paths.
- PLL phase locked loop
- a PLL is a circuit designed to minimize a difference in frequency and/or phase between two signals.
- PLL circuits are widely used in applications where it is necessary to have two signals that have a known relationship to one another. For example, when transmitting information from a sending device to a receiving device, it is necessary to have a local clock of the receiving device in sync with a clock of the sending device so that the information can be reliably transmitted.
- a PLL circuit can be implemented using various types of known architectures in which a forward control path of the PLL circuit includes separate proportional and integrating control paths. In a full digital implementation, both the proportional and integrating control paths are implemented using all digital components.
- An all-digital approach has advantages of being portable and scalable for other processes and applications. For example, an all-digital PLL implementation is needed for complex circuits such as memory devices, wherein a system clock of certain types of memory devices must be in sync with, for example, data so that data may be reliably written to or read from the memory. While an all-digital PLL architecture requires no analog circuitry, the digital nature of the phase measurement scheme can result in spurs in the output spectrum. Furthermore, the small signal parameters of an all-digital PLL can be a highly sensitive to deterministic jitter, resulting in changes in the PLL transfer function in the presence of noise on the power supplies.
- a PLL circuit may be a “hybrid” framework in which both analog and digital components are employed in the control paths.
- hybrid PLL architecture may include a digital integrating control path and an analog proportional control path.
- Various circuit architectures and methods for implementing analog proportional control paths are known in the art, but these techniques have disadvantages of requiring significant amounts of complex analog circuitry.
- multiple operational amplifiers are required, in addition to a complex time-to-digital converter (TDC), or complex resettable switched resistor filters.
- TDC time-to-digital converter
- Exemplary embodiments of the invention generally include phase locked loop (PLL) architectures such as hybrid PLL architectures having digital integrating paths and analog proportional paths.
- PLL phase locked loop
- a phase locked loop (PLL) circuit includes a phase and frequency detector (PFD), a digitally controlled oscillator (DCO), a digital integrating control path, an analog proportional control path, and a feedback circuit.
- the PFD compares a reference clock signal and a first feedback clock signal to determine a phase difference and a frequency difference between the reference and first feedback clock signals, and generates a first control signal that indicates a frequency difference between the reference and first feedback clock signals, and generates a second control signal that indicates a phase difference between the reference and first feedback clock signals.
- the DCO generates an output signal having a target frequency.
- the digital integrating control path is responsive to the first control signal output from the PFD to generate a first DCO control signal to adjust a frequency of the output signal of the DCO to the target frequency.
- the analog proportional control path is responsive to the second control signal output from the PFD to generate a second DCO control signal to adjust a phase of the output signal of the DCO.
- the feedback circuit generates the first feedback clock signal based on the output signal from the DCO.
- the analog proportional control path includes a charge pump circuit that is responsive to the second control signal to adjust an analog proportional control voltage on an output node of the charge pump circuit.
- the charge pump circuit can include a first switch, a second switch, a first proportional resistor, a second proportional resistor, a load resistor, and a ripple capacitor.
- the first switch and the first proportional resistor are serially connected between a first power supply node and the output node of the charge pump circuit.
- the second proportional resistor and the second switch are serially connected between the output node and a second power supply node.
- the load resistor is connected between a third power supply node and the output node.
- the ripple capacitor is connected between the third power supply node and the output node. A common voltage is applied to the third power supply node.
- the digital integrating control path includes a digital integrator that receives the first control signal output from the PFD, a first sigma-delta modulator connected to an output of the digital integrator circuit, and a second sigma-delta modulator connected to an output of the first sigma delta modulator.
- the digital integrator and the first sigma-delta modulator operate using the first feedback clock signal generated by the feedback circuit.
- the second sigma-delta modulator operates using a second feedback clock signal generated by the feedback circuit.
- the second feedback clock signal has a frequency that is greater than a frequency of the first feedback clock signal.
- the digital integrating control path may further include an RC filter network connected between an output of the second sigma-delta modulator and a dithering input control port of the DCO.
- FIG. 1 is a block diagram of a hybrid PLL circuit according to an embodiment of the invention.
- FIG. 2 is a schematic circuit diagram of a phase-frequency detector according to an exemplary embodiment of the invention.
- FIGS. 3A and 3B schematically illustrate a charge pump circuit that may be employed in an analog proportional control path of a hybrid PLL circuit according to an exemplary embodiment of the invention.
- FIG. 4 schematically illustrates a charge pump circuit according to an exemplary embodiment of the invention, which may be employed in an analog proportional control path of a hybrid PLL circuit.
- FIG. 5 is a block diagram of a hybrid PLL circuit according to another embodiment of the invention, in which a series of sigma-delta circuits are implemented in a digital integrating control path of the PLL circuit.
- FIG. 6 is a block diagram of a hybrid PLL circuit according to another embodiment of the invention, in which an RC filter is implemented in a digital integrating control path of the PLL circuit.
- FIG. 7 is a block diagram of an all-digital PLL circuit having a digital integrating control path that includes a series of sigma-delta modulator circuits and an RC filter, according to an exemplary embodiment of the invention.
- FIG. 8 is a block diagram of a hybrid PLL circuit 800 according to another embodiment of the invention, wherein two separate phase-frequency detectors are used to control a digital integrating control path and an analog proportional control path.
- FIG. 1 is a block diagram of a hybrid PLL circuit according to an embodiment of the invention.
- FIG. 1 shows an architecture of a hybrid PLL circuit 100 comprising a phase-frequency detector 110 , a digital integrating control path 120 , an analog proportional control path 130 , a digitally controlled oscillator 140 (DCO), output buffers 142 , and a feedback path 150 .
- the digital integrating control path 120 comprises a digital integrator circuit 122 , a sigma-delta circuit 124 , and a band control circuit 126 .
- the feedback path 150 comprises a first clock divider circuit 152 that generates a first clock signal (CLK 1 ), and a second clock divider circuit 154 that generates a second clock signal (CLK 2 ).
- the first clock divider circuit 152 (or prescaler circuit) receives an output signal OUT from the DCO 140 and divides the frequency of the OUT signal by 1/M (where M can be 16, for example) to generate CLK 1 .
- the first clock signal CLK 1 drives the sigma-delta circuit 124 to generate a 1-bit control signal that is input to a dithering input control port of the DCO 140 .
- the second divider circuit 154 may be a programmable divider circuit that divides the frequency of the first clock signal CLK 1 by a programmable integer N to generate the second clock signal CLK 2 .
- the second clock signal CLK 2 drives the digital integrator circuit 122 at a lower frequency than the frequency of the first clock signal CLK 1 .
- the second clock signal CLK 2 is fed back to an input of the phase-frequency detector 110 .
- the PLL 100 operates by receiving a reference (REF) signal and generating an OUT signal from the DCO 140 , which is phase-locked to REF signal.
- REF reference
- the digital integrating control path 120 and analog proportional control path 130 are forward control paths that provide control signals to the DCO 140 to adjust the phase and frequency of the OUT signal to be the same or similar to that of the input REF signal.
- the digital integrating control path 120 operates to force the average DCO frequency to a correct target value when a difference is detected between the frequency of the DCO output signal OUT and the frequency of the REF input signal, whereas the analog proportional control path 130 operates to adjust the DCO output signal OUT for transient correction of phase errors between the OUT and REF signals.
- the PLL 100 operates to ensure that the frequency of the output signal OUT from the DCO 140 is (M*N) times the frequency of the reference REF signal.
- the phase-frequency detector 110 compares arriving edges of the reference clock REF and the feedback clock CLK 2 .
- the phase-frequency detector 110 determines if there is a difference in frequency between the REF and CLK 2 signals and generates an output signal (e.g., 1-bit early-late data) to the digital integrating path, which indicates which clock frequency is higher.
- the digital integrator circuit 122 which can be implemented as an accumulator (e.g., 24-bit accumulator), receives the output of the phase-frequency detector 110 and generates signals that are input to the delta-sigma circuit 124 and the band control circuit 126 .
- the digital integrator 122 outputs overflow-underflow (inc/dec) signals to the band control circuit 126 , which drives an array (rows and columns) of varactors in the DCO 140 .
- the band control circuit 126 generates a digital control signal in response to the inc/dec signals from the digital integrator circuit 122 to change a net capacitance in the DCO circuit 140 and thereby tune the frequency of the output signal OUT.
- a given number (a) of the most significant bits of the internal state of the accumulator 122 are also applied to the DCO 140 via a dither output of the 1 st order delta-sigma modulator circuit 124 to adjust a capacitance of a 1-bit driven varactor in the DCO circuit 140 .
- the digital integrating control path 120 can be implemented using the architectures and methods disclosed in U.S. Pat. No. 8,138,840, which is commonly assigned and fully incorporated herein by reference.
- the phase-frequency detector 110 further operates by comparing arriving edges of the REF and CLK 2 signals to determine if there is a difference in phase between the REF and CLK 2 signals, and generate UP and DOWN control signals to the analog proportional control path 130 .
- the pulse widths of the UP and DOWN control signals encode information regarding the phase difference (or phase error) between the REF and CLK 2 signals.
- the analog proportional control path 130 is responsive to the UP and DOWN control signals to generate analog control signals that are input to the DCO circuit 140 to tune the DCO output clock signal OUT.
- the analog proportional control path 130 provides a low gain, high frequency control path for transient correction of phase errors in instances when the frequencies of the reference clock REF and feedback clock CLK 2 signals are the same or similar.
- the analog proportional control path 130 implements a charge pump circuit architecture as shown in FIG. 4 , the details of which will be explained in further detail below.
- the PLL 100 implements a single phase-frequency detector 110 to generate output signals for controlling the digital integrating control path 120 and the analog proportional control path 130 (although separate phase-frequency detectors may be implemented as discussed below with reference to FIG. 8 ).
- the phase-frequency detector 110 is implemented using an architecture as shown in FIG. 2 .
- FIG. 2 illustrates the phase-frequency detector 110 implemented to have a bang-bang phase-frequency detector framework.
- the bang-bang phase detector 110 of FIG. 2 comprises a first edge-triggered D flip-flop 200 and a second edge-triggered D flip-flop 202 .
- the data inputs, D, of the first and second edge-triggered D flip-flops 200 and 202 are tied to a logic “high” level.
- the reference clock REF is input to a clock port of the first edge-triggered D flip-flop 200 and the feedback clock signal CLK 2 is input to a clock port of the second edge-triggered D flip-flop 202 .
- the outputs, Q, of the first and second edge-triggered D flip-flops 200 and 202 are connected to inputs of cross-coupled NAND gates 204 and 206 , respectively.
- the outputs of the NAND gates 204 and 206 are connected to a MUTEX (mutual exclusion element) block 208 .
- the outputs of the MUTEX 208 are connected to inputs of cross-coupled NAND gates 212 and 214 .
- a first NOR gate 210 has one input connected to one output of the MUTEX 208 and another input connected to an output of the NAND gate 214 .
- a second NOR gate 216 has one input connected to a second output of the MUTEX 208 and another input connected to an output of the NAND gate 212 .
- the outputs of the NOR gates 210 and 216 are connected to inputs of an OR gate 218 .
- An output of the OR gate 218 is connected to a C memory element 220 .
- the Q outputs of the edge-triggered D flip-flops 200 and 202 are also connected to inputs of the C memory element 220 .
- An output of the C memory element 220 is connected to reset input ports, R, of the edge-triggered D flip-flops 200 and 202 .
- the exemplary phase-frequency detector framework 100 shown in FIG. 2 is similar in structure and operation of a phase frequency detector disclosed in commonly assigned U.S. Pat. No. 7,443,351, which is incorporated herein by reference.
- the phase-frequency detector 110 in FIG. 2 implements in input latch (cross-coupled NAND gates 204 and 206 ) to store an output of the first and second edge-triggered D flip flops 200 and 202 for a given cycle.
- the outputs of the first and second edge-triggered D flip flops 200 and 202 are used as the UP and DOWN control signals for controlling the analog proportional path 130 , in addition to providing inputs to the C memory element 220 for resetting the first and second edge-triggered D flip flops 200 and 202 .
- the output of the C memory element 220 provides an asynchronous reset signal to reset the outputs of the first and second edge-triggered D flip-flops 200 and 202 to logic “0”.
- the output of the C memory element 220 changes when either all the inputs to the C memory element 220 are high or all the inputs are low. Specifically, the output changes to logic high when all the inputs are high, and the output changes to low when all the inputs are low. Other changes to the inputs to the C element do not cause any change to the output, and the output of the C memory element will remain in a previous state.
- the output Q of the first and second edge-triggered D flip flops 200 and 202 changes from logic low (reset state) to logic high (since the D inputs are tied to logic high).
- the input latch (NAND gates 204 and 206 ) captures an input clock state in a given detection cycle.
- the MUTEX 208 determines which of the clock signals REF and CLK 2 is received first in time during a particular detection cycle based on the clock input state of the input latch ( 204 , 206 ), and generates an output signal indicating which of the clock signal REF or CLK 2 was received first.
- the output latch (NAND gates 212 and 214 ) output respective control signals REF Lead and CLK 2 Lead, which indicate which clock signal REF and CLK 2 was received first. Details of the operational modes of a phase-frequency detector, which is similar to the phase-frequency detector 110 of FIG. 2 , may be found in the above-incorporated U.S. Pat. No. 7,443,251.
- FIGS. 3A and 3B schematically illustrates a charge pump circuit that may be employed in an analog proportional control path of a hybrid PLL circuit in one illustrative embodiment.
- FIG. 3A shows a charge pump circuit 300 having a first current source 302 , a second current source 304 , a first switch 306 , a second switch 308 , a load resistor R 1 , and a ripple capacitor C ripple (wherein load resistor R 1 , and a load ripple capacitor C ripple form a loop filter).
- the first current source 302 is connected to a first power supply node P 1 (e.g., Vdd), the second current source 304 is connected to a second power supply node P 2 (e.g., ground), the load resistor R 1 is connected between a third power supply node P 3 (Vcm) and an output node N 1 , and the ripple capacitor C ripple is connected between the third power supply node P 3 and the output node N 1 .
- the first and second switches 306 and 308 may be implemented using NMOS transistors, and the first and second current sources 302 and 304 may be implemented using high impedance current mirror circuits.
- FIG. 3B shows the second switch 308 implemented as an NMOS transistor with the Down control pulse applied to the gate terminal of the NMOS transistor 308 .
- FIG. 3B shows the second current source 304 implemented as a current mirror that mirrors a reference current Iref to generate the output current I Down that flows through the second switch 308 when the second switch is activated in response to the Down control signal.
- the first switch 306 and first current source 302 are implemented using a circuit framework similar to FIG. 3B .
- the charge pump circuit 300 of FIG. 3A has a well-known architecture and mode of operation, which are readily understood by those of ordinary skill in the art.
- the first and second current sources 302 and 304 e.g., high output impedance current sources
- the first and second switches 306 and 308 are activated in response to respective Up and Down control signals (pulses) output from the phase-frequency detector circuit 110 .
- the current I Down flows between the output node N 1 and the second supply voltage node P 2 (e.g., ground).
- the current I Up flows between the first supply voltage node P 1 (e.g., Vdd) and the output node N 1 .
- the first and second switches 306 and 308 are activated for very short periods of time during a given reference cycle to apply the currents I Up , and I Down to the load resistor R 1 from respective first and second current sources 302 and 304 .
- the digital integrating control path 120 forces the average output frequency OUT of the DCO 140 to the correct value.
- the operation of the digital integrating control path 120 forces the average of the Up and Down control signals to be the same in a steady state condition when the output signal OUT of the DCO 140 is phase locked to the input reference signal REF.
- the currents I Up and I Down are applied to the load resistor R 1 for approximately equal amounts of time, such that the proportional control voltage Vprop on the output node N 1 is approximately equal to the common mode voltage Vcm applied to the third supply voltage node P 3 .
- the analog proportional control path 130 operates to slightly adjust the proportional control voltage Vprop on the output node N 1 for transient correction of phase errors.
- the charge pump 300 applies narrow pulses of the I Up and I Down currents to the load resistor R 1 which temporarily moves the proportional control voltage Vprop away from the common mode voltage value Vcm.
- the proportional path resistor R 1 pulls the proportional control voltage Vprop on the output node N 1 back to the common mode voltage V cm level.
- the I Up and I Down In the charge pump circuit 300 of FIG. 3A , it is desirable for the I Up and I Down to be of equal magnitude irrespective of the output frequency, because mismatches between I Up and I Down will result in reference spurs and phase offsets.
- matching between the two currents I Up and I Down In a conventional single path PLL, matching between the two currents I Up and I Down must be maintained over a wide voltage range, necessitating the requirement for high impedance current sources, as shown in FIG. 3B .
- high-impedance current sources e.g., FIG. 3B
- the use of current reference mirrors can introduce unwanted noise.
- the proportional control voltage Vprop generated by the analog proportional control path 130 does not need to vary much from the common mode control voltage Vcm.
- a more simplified, limited range charge pump architecture can be implemented in the analog proportional control path 130 of FIG. 1 , which does not implement high-impedance current sources, such as shown in FIG. 3B .
- FIG. 4 schematically illustrates a charge pump circuit that may be employed in an analog proportional control path of a hybrid PLL circuit, according to another exemplary embodiment of the invention.
- the embodiment of FIG. 4 illustrates a charge pump architecture 400 in which the high impedance current sources in FIGS. 3 A/ 3 B are replaced with series resistors and switches.
- the charge pump 400 of FIG. 4 comprises a first switch 402 , a second switch 404 , a first proportional resistor 406 , a second proportional resistor 408 , a load resistor R 1 , and a ripple capacitor C ripple (wherein load resistor R 1 , and a load ripple capacitor C ripple form a loop filter).
- the first switch 402 and the first proportional resistor 406 are serially connected between a first power supply node P 1 (e.g., Vdd) and an output node N 1 .
- the second proportional resistor 408 and the second switch 404 are serially connected between the output node N 1 and a second power supply node P 2 (e.g., ground).
- the load resistor R 1 is connected between a third power supply node P 3 (Vcm) and the output node N 1 , and the ripple capacitor C ripple is connected between the third power supply node P 3 and the output node N 1 .
- the first switch 402 may be implemented as a PMOS transistor and the second switch 404 may be implemented as an NMOS transistor.
- the first and second switches 402 and 404 are designed to have a large W/L ratio, resulting in a small “On” resistance relative to the resistance R prop of the first and second proportional resistors 406 and 408 .
- I Up and I Down currents will switch on for approximately equal times. This will cause the proportional control voltage Vprop to be very close to the midrange common voltage, i.e. V prop ⁇ V dd /2.
- the illustrative charge pump architecture of FIG. 4 may be implemented in the analog proportional control path 130 working in parallel with the separate digital integrating control path 120 (separate frequency control loop), which guarantees that the DCO 140 is oscillating at the correct target frequency. Indeed, as noted above, when the output signal OUT of the DCO 140 is at the correct target frequency, the analog proportional control path 130 only has to correct for temporary phase disturbances, so the proportional path control voltage Vprop never needs to move far from its common-mode (mid-point) value Vcm.
- the proportional resistors 406 and 408 produce significantly less noise than the CMOS current sources in a conventional charge pump.
- the flicker noise contribution of the resistor and switch configuration can be orders of magnitudes less than that of a high impedance current source.
- implementing high impedance current sources in low headroom CMOS processes is becoming increasingly difficult.
- the CMOS transistors in a nano-meter process are not optimized to be used as well-matched current mirrors with high output impedances.
- the charge pump circuit 400 of FIG. 4 does not need reference currents to be generated or distributed around the chip.
- the proportional resistors 406 and 408 in FIG. 4 can be implemented using the same type of resistors and, therefore, the resistors 406 and 408 can be well-matched using well-known physical layout techniques, e.g. common centroid. The same is not possible in a charge pump with high-impedance current sources, where the Down current is generated with a NMOS transistor and the Up current is generated with a PMOS transistor.
- the output of the digital integrator 122 must be translated from an “a” bit signal on clock domain CLK 2 to a 1-bit signal on clock domain CLK 2 before controlling the DCO 140 .
- the clock signal CLK 2 is much faster than the clock signal CLK 1 .
- Operating the sigma-delta circuit bock 124 with both a large data width and at a high frequency can be challenging. For this reason, some methods are commonly applied to quantize the data width “a” to a smaller data width “b” before the sigma-delta modulator 124 , or otherwise simply disregard some least significant bits of the control signal output from the digital integrator circuit 122 . However, this quantization can result in a degradation of performance, in the form of PLL limit cycles for example.
- an additional sigma-delta modulator can be used in the digital integrating control path 120 of the PLL circuit 100 of FIG. 1 to convert a control signal of width “a” to a control signal of width “b” on the slower clock domain CLK 2 , before passing to clock domain CLK 1 .
- FIG. 5 is a block diagram of a PLL circuit according to another embodiment of the invention, in which a series of sigma-delta modulator circuits are implemented in a digital integrating control path of the PLL circuit.
- FIG. 5 shows an architecture of a hybrid PLL circuit 500 that is similar to the PLL circuit 100 of FIG. 1 , except that a digital integrating control path 520 shown in FIG.
- the digital integrating control paths 120 and 520 control the digital bands of the DCO 140 (via the band control circuit 126 ) as well as 1-bit varactor in the DCO 140 , which is driven by the 1 st order sigma-delta modulator 124 .
- sigma-delta modulators e.g., block 124
- this noise can be mitigated by adding an additional RC filter between the sigma-delta modulator 124 and the 1-bit control port of the DCO 140 .
- FIG. 6 is a block diagram of a PLL circuit according to another embodiment of the invention, in which an RC filter is implemented in a digital integrating control path of the PLL circuit.
- FIG. 6 shows an architecture of a hybrid PLL circuit 500 that is similar to the PLL circuit 500 of FIG. 5 , except that a digital integrating control control path 620 shown in FIG. 6 includes an RC filter 622 between the sigma-delta modulator 124 and the 1-bit control port of the DCO 140 .
- the RC filter 622 prevents high frequency noise output from the sigma-delta modulator 124 from reaching the DCO 140 .
- the output of the band control circuit 126 is left unfiltered.
- an all-digital PLL circuit may be implemented having a digital integrating control path that includes a series of sigma-delta modulator circuits and/or an RC filter, such as shown in FIG. 7 .
- FIG. 7 shows an architecture of a digital PLL circuit 700 having a digital integrating control path 620 which is similar to that shown in FIG. 6 , having a series of sigma-delta modulators 128 and 124 and an optional RC filter 622 .
- the PLL circuit 700 of FIG. 7 includes a digital proportional path comprising a programmable selector circuit 730 .
- FIG. 7 shows an architecture of a digital PLL circuit 700 having a digital integrating control path 620 which is similar to that shown in FIG. 6 , having a series of sigma-delta modulators 128 and 124 and an optional RC filter 622 .
- the PLL circuit 700 of FIG. 7 includes a digital proportional path comprising a programmable selector circuit 730 .
- FIG. 7 shows
- a phase-frequency detector 710 outputs a signal (e.g., 1-bit early-late data) to the digital integrating path 620 as well as the selector 730 in the digital proportional path.
- the phase-frequency detector 710 may be implemented using the architecture of FIG. 2 , but where the REF Lead and CLK 2 Lead signals are output to both the integrating and proportional paths, and the Up and Down signals are just input to the C memory element 220 for resetting the input edge-triggered D flip-flops 200 and 202 .
- the gain of the digital proportional path is set in the programmable selector 730 , which passes the PFD output directly to the digital control input ports of the DCO 140 .
- FIG. 8 is a block diagram of a hybrid PLL circuit 800 according to another embodiment of the invention, in two separate phase-frequency detectors 810 and 812 are used to control a digital integrating control path 622 and an analog proportional control path 130 .
- a first phase-frequency detector 810 is used to control the digital integrating control path 622 and a second phase-frequency detector 812 is used to control the analog proportional control path 130 .
- analog proportional control path 130 and the digital integrating control path 622 may be implemented using the architectures and techniques discussed above.
- the different phase-frequency detectors 810 and 812 may be implemented using the architecture of FIG. 2 or other well-known techniques, depending on the given application.
- PLL circuits that can be utilized in integrated circuit chips with various analog and digital integrated circuitries.
- integrated circuit dies can be fabricated having PLL circuits and other semiconductor devices such as field-effect transistors, bipolar transistors, metal-oxide-semiconductor transistors, diodes, resistors, capacitors, inductors, etc., forming analog and/or digital circuits.
- the PLL circuits can be formed upon or within a semiconductor substrate, the die also comprising the substrate.
- An integrated circuit in accordance with the present invention can be employed in applications, hardware, and/or electronic systems.
- Suitable hardware and systems for implementing the invention may include, but are not limited to, personal computers, communication networks, electronic commerce systems, portable communications devices (e.g., cell phones), solid-state media storage devices, functional circuitry, etc. Systems and hardware incorporating such integrated circuits are considered part of this invention. Given the teachings of the invention provided herein, one of ordinary skill in the art will be able to contemplate other implementations and applications of the techniques of the invention.
Landscapes
- Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
Priority Applications (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US13/608,277 US8704566B2 (en) | 2012-09-10 | 2012-09-10 | Hybrid phase-locked loop architectures |
US13/611,008 US8704567B2 (en) | 2012-09-10 | 2012-09-12 | Hybrid phase-locked loop architectures |
CN201310283513.3A CN103684436B (zh) | 2012-09-10 | 2013-07-08 | 锁相环电路和使用锁相环来生成时钟信号的方法 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US13/608,277 US8704566B2 (en) | 2012-09-10 | 2012-09-10 | Hybrid phase-locked loop architectures |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US13/611,008 Continuation US8704567B2 (en) | 2012-09-10 | 2012-09-12 | Hybrid phase-locked loop architectures |
Publications (2)
Publication Number | Publication Date |
---|---|
US20140070855A1 US20140070855A1 (en) | 2014-03-13 |
US8704566B2 true US8704566B2 (en) | 2014-04-22 |
Family
ID=50232660
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US13/608,277 Active US8704566B2 (en) | 2012-09-10 | 2012-09-10 | Hybrid phase-locked loop architectures |
US13/611,008 Active US8704567B2 (en) | 2012-09-10 | 2012-09-12 | Hybrid phase-locked loop architectures |
Family Applications After (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US13/611,008 Active US8704567B2 (en) | 2012-09-10 | 2012-09-12 | Hybrid phase-locked loop architectures |
Country Status (2)
Country | Link |
---|---|
US (2) | US8704566B2 (zh) |
CN (1) | CN103684436B (zh) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US9214946B2 (en) * | 2013-01-09 | 2015-12-15 | Samsung Electronics Co., Ltd. | Phase locked loop circuit |
US20190363722A1 (en) * | 2018-05-25 | 2019-11-28 | Thine Electronics, Inc. | Pll circuit |
Families Citing this family (26)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US9225348B2 (en) * | 2014-01-10 | 2015-12-29 | International Business Machines Corporation | Prediction based digital control for fractional-N PLLs |
US20150263848A1 (en) * | 2014-03-13 | 2015-09-17 | Lsi Corporation | Cdr relock with corrective integral register seeding |
US9344271B1 (en) * | 2014-03-25 | 2016-05-17 | Microsemi Storage Solutions (U.S.), Inc. | Digital correction of spurious tones caused by a phase detector of a hybrid analog-digital delta-sigma modulator based fractional-N phase locked loop |
KR102210324B1 (ko) | 2014-12-03 | 2021-02-01 | 삼성전자주식회사 | 디지털 위상 고정 루프 및 그 동작방법 |
US9485085B2 (en) * | 2015-03-10 | 2016-11-01 | Qualcomm Incorporated | Phase locked loop (PLL) architecture |
CN106160736A (zh) * | 2015-03-25 | 2016-11-23 | 扬智科技股份有限公司 | 锁相回路电路及其信号频率调整方法 |
US9742414B2 (en) | 2015-05-05 | 2017-08-22 | Aura Semiconductor Pvt. Ltd | Reducing errors due to non-linearities caused by a phase frequency detector of a phase locked loop |
US9438254B1 (en) * | 2015-05-21 | 2016-09-06 | Stmicroelectronics International N.V. | Charge pump circuit for a phase locked loop |
CN105576965B (zh) * | 2015-12-11 | 2017-11-28 | 中国航空工业集团公司西安航空计算技术研究所 | 一种双环路电荷泵设计 |
US9900144B2 (en) * | 2016-04-08 | 2018-02-20 | Analog Bits Inc. | Method and circuits for phase-locked loops |
CN106301357B (zh) * | 2016-07-25 | 2020-01-07 | 南方科技大学 | 一种全数字锁相环 |
US10355702B2 (en) | 2017-07-18 | 2019-07-16 | Qualcomm Incorporated | Hybrid phase-locked loop |
US10243570B1 (en) * | 2017-07-28 | 2019-03-26 | Inphi Corporation | Charge pump circuits for clock and data recovery |
DE102017130390A1 (de) * | 2017-12-18 | 2019-06-19 | Infineon Technologies Ag | Testen von Eigenschaften eines spannungsgesteuerten Oszillators |
US10236899B1 (en) * | 2018-02-22 | 2019-03-19 | Allegro Microsystems, Llc | Tunable fractional phase locked loop |
CN108390562A (zh) * | 2018-03-16 | 2018-08-10 | 西安电子科技大学 | 一种用于dc/dc的开关频率校正电路 |
US10291389B1 (en) * | 2018-03-16 | 2019-05-14 | Stmicroelectronics International N.V. | Two-point modulator with matching gain calibration |
WO2020041967A1 (zh) * | 2018-08-28 | 2020-03-05 | 华为技术有限公司 | 锁相环电路以及应用锁相环电路的设备 |
EP3903114B1 (en) * | 2019-01-30 | 2024-04-24 | Siemens Industry Software Inc. | Multi-capture at-speed scan test based on a slow clock signal |
US10541691B1 (en) * | 2019-02-25 | 2020-01-21 | International Business Machines Corporation | Bang-bang phase detectors |
CN111697966B (zh) * | 2019-03-13 | 2023-08-04 | 瑞昱半导体股份有限公司 | 时钟产生电路以及产生时钟信号的方法 |
TWI733415B (zh) * | 2020-04-16 | 2021-07-11 | 瑞昱半導體股份有限公司 | 鎖相迴路裝置與時脈產生方法 |
CN111800127A (zh) * | 2020-08-11 | 2020-10-20 | 南京矽典微***有限公司 | 锁相环电路 |
US20240187003A1 (en) * | 2021-05-06 | 2024-06-06 | Micron Technology, Inc. | Systems having a phase frequency detector |
CN114978206B (zh) * | 2022-05-17 | 2023-07-25 | 清华大学 | 准平衡频移键控调制方法及准平衡调频发射机 |
CN115378567B (zh) * | 2022-08-19 | 2023-07-18 | 深圳市紫光同创电子有限公司 | 时钟同步电路、时钟同步方法及电子设备 |
Citations (22)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5978425A (en) | 1997-05-23 | 1999-11-02 | Hitachi Micro Systems, Inc. | Hybrid phase-locked loop employing analog and digital loop filters |
US6690240B2 (en) | 2002-01-10 | 2004-02-10 | Cirrus Logic, Inc. | Low-jitter loop filter for a phase-locked loop system |
US20050248413A1 (en) * | 2004-05-07 | 2005-11-10 | Xiang Zhu | Control signal generation for a low jitter switched-capacitor frequency synthesizer |
US20060017476A1 (en) * | 2004-07-22 | 2006-01-26 | Seok-Min Jung | Phase locked loop integrated circuits having fast locking characteristics and methods of operating same |
US7177611B2 (en) | 2004-07-07 | 2007-02-13 | Texas Instruments Incorporated | Hybrid control of phase locked loops |
US20070126512A1 (en) * | 2005-12-05 | 2007-06-07 | Sirific Wireless Corporation | Type II phase locked loop using dual path and dual varactors to reduce loop filter components |
US7349514B2 (en) | 2003-04-01 | 2008-03-25 | Seiko Epson Corporation | Frequency/phase locked loop clock synthesizer using an all digital frequency detector and an analog phase detector |
US7443251B2 (en) | 2005-12-15 | 2008-10-28 | International Business Machines Corporation | Digital phase and frequency detector |
US7443351B2 (en) | 2004-10-28 | 2008-10-28 | Kabushiki Kaisha Toshiba | Portable terminal |
US20090085679A1 (en) * | 2007-09-28 | 2009-04-02 | Richard Ellis Jennings | Dual path phase locked loop (pll) with digitally programmable damping |
US7580497B2 (en) | 2005-06-29 | 2009-08-25 | Altera Corporation | Clock data recovery loop with separate proportional path |
US7602255B1 (en) * | 2007-09-25 | 2009-10-13 | Altera Corporation | Loop circuits that reduce bandwidth variations |
US7893788B2 (en) | 2008-02-19 | 2011-02-22 | Mediatek Inc. | Charge pump-based frequency modulator |
US20110133799A1 (en) | 2009-12-07 | 2011-06-09 | Qualcomm Incorporated | Configurable digital-analog phase locked loop |
US8138840B2 (en) | 2009-01-23 | 2012-03-20 | International Business Machines Corporation | Optimal dithering of a digitally controlled oscillator with clock dithering for gain and bandwidth control |
US8274325B2 (en) * | 2008-03-07 | 2012-09-25 | Cambridge Silicon Radio Limited | Phase-locked loop |
US20120313676A1 (en) * | 2011-06-08 | 2012-12-13 | Analog Devices, Inc. | Hybrid digital-analog phase locked loops |
US20130027100A1 (en) * | 2011-07-28 | 2013-01-31 | Navid Yaghini | System and Method for Adjusting a Characteristic of A Periodic Signal with Use of a Filtered Bias Voltage |
US20130063192A1 (en) * | 2011-09-12 | 2013-03-14 | International Business Machines Corporation | Pll bandwidth correction with offset compensation |
US20130076414A1 (en) * | 2011-03-25 | 2013-03-28 | Renesas Electronics Corporation | Semiconductor integrated circuit having an on-chip pll and operating method thereof |
US8432197B2 (en) * | 2010-08-30 | 2013-04-30 | Maxim Integrated Products, Inc. | Nonlinear and concurrent digital control for a highly digital phase-locked loop |
US20130222067A1 (en) * | 2012-02-28 | 2013-08-29 | Kawasaki Microelectronics Inc. | Phase-locked loop |
Family Cites Families (14)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2001053601A (ja) * | 1999-08-11 | 2001-02-23 | Oki Micro Design Co Ltd | 位相同期発振回路 |
GB2383697A (en) * | 2001-12-27 | 2003-07-02 | Zarlink Semiconductor Inc | Method of speeding lock of PLL |
TWI266484B (en) * | 2004-12-07 | 2006-11-11 | Via Tech Inc | A fast-switch charge pump and loop filter for high-speed dual-power phase lock loop |
US20070016835A1 (en) * | 2005-07-12 | 2007-01-18 | Integrated Device Technology, Inc. | Method and apparatus for parameter adjustment, testing, and configuration |
US8170169B2 (en) * | 2006-12-01 | 2012-05-01 | Snowbush Inc. | Serializer deserializer circuits |
US7548123B2 (en) * | 2007-07-13 | 2009-06-16 | Silicon Laboratories Inc. | Dividerless PLL architecture |
CN101483431B (zh) * | 2008-01-07 | 2012-10-03 | 联发科技股份有限公司 | 混合模式锁相回路与线性相位修正单元 |
JPWO2009104420A1 (ja) * | 2008-02-21 | 2011-06-23 | 株式会社アドバンテスト | デジタル変調信号の試験装置ならびにデジタル変調器、デジタル復調器、これらを用いた半導体装置 |
US7786771B2 (en) * | 2008-05-27 | 2010-08-31 | Taiwan Semiconductor Manufacturing Company, Ltd. | Phase lock loop (PLL) with gain control |
US20110134964A1 (en) * | 2008-08-21 | 2011-06-09 | Nxp B.V. | Frequency synthesizer and configuration for an enhanced frequency-hopping rate |
US8031008B2 (en) * | 2009-04-21 | 2011-10-04 | Mediatek Inc. | PLL with loop bandwidth calibration circuit |
US8446191B2 (en) * | 2009-12-07 | 2013-05-21 | Qualcomm Incorporated | Phase locked loop with digital compensation for analog integration |
US8558592B2 (en) * | 2011-02-03 | 2013-10-15 | Texas Instruments Incorporated | Charge pump and active filter for a feedback circuit |
CN102291129B (zh) * | 2011-06-01 | 2013-01-16 | 浙江大学 | 一种用于抑制vco电压纹波的锁相环电路 |
-
2012
- 2012-09-10 US US13/608,277 patent/US8704566B2/en active Active
- 2012-09-12 US US13/611,008 patent/US8704567B2/en active Active
-
2013
- 2013-07-08 CN CN201310283513.3A patent/CN103684436B/zh not_active Expired - Fee Related
Patent Citations (32)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5978425A (en) | 1997-05-23 | 1999-11-02 | Hitachi Micro Systems, Inc. | Hybrid phase-locked loop employing analog and digital loop filters |
US6690240B2 (en) | 2002-01-10 | 2004-02-10 | Cirrus Logic, Inc. | Low-jitter loop filter for a phase-locked loop system |
US7349514B2 (en) | 2003-04-01 | 2008-03-25 | Seiko Epson Corporation | Frequency/phase locked loop clock synthesizer using an all digital frequency detector and an analog phase detector |
US20050248413A1 (en) * | 2004-05-07 | 2005-11-10 | Xiang Zhu | Control signal generation for a low jitter switched-capacitor frequency synthesizer |
US7177611B2 (en) | 2004-07-07 | 2007-02-13 | Texas Instruments Incorporated | Hybrid control of phase locked loops |
US20060017476A1 (en) * | 2004-07-22 | 2006-01-26 | Seok-Min Jung | Phase locked loop integrated circuits having fast locking characteristics and methods of operating same |
US7292078B2 (en) * | 2004-07-22 | 2007-11-06 | Samsung Electronics Co., Ltd. | Phase locked loop integrated circuits having fast locking characteristics and methods of operating same |
US7443351B2 (en) | 2004-10-28 | 2008-10-28 | Kabushiki Kaisha Toshiba | Portable terminal |
US7580497B2 (en) | 2005-06-29 | 2009-08-25 | Altera Corporation | Clock data recovery loop with separate proportional path |
US20070126512A1 (en) * | 2005-12-05 | 2007-06-07 | Sirific Wireless Corporation | Type II phase locked loop using dual path and dual varactors to reduce loop filter components |
US7443251B2 (en) | 2005-12-15 | 2008-10-28 | International Business Machines Corporation | Digital phase and frequency detector |
US7602255B1 (en) * | 2007-09-25 | 2009-10-13 | Altera Corporation | Loop circuits that reduce bandwidth variations |
US20090085679A1 (en) * | 2007-09-28 | 2009-04-02 | Richard Ellis Jennings | Dual path phase locked loop (pll) with digitally programmable damping |
US7777577B2 (en) | 2007-09-28 | 2010-08-17 | Texas Instruments Incorporated | Dual path phase locked loop (PLL) with digitally programmable damping |
US7893788B2 (en) | 2008-02-19 | 2011-02-22 | Mediatek Inc. | Charge pump-based frequency modulator |
US8274325B2 (en) * | 2008-03-07 | 2012-09-25 | Cambridge Silicon Radio Limited | Phase-locked loop |
US8138840B2 (en) | 2009-01-23 | 2012-03-20 | International Business Machines Corporation | Optimal dithering of a digitally controlled oscillator with clock dithering for gain and bandwidth control |
US8339165B2 (en) * | 2009-12-07 | 2012-12-25 | Qualcomm Incorporated | Configurable digital-analog phase locked loop |
US20110133799A1 (en) | 2009-12-07 | 2011-06-09 | Qualcomm Incorporated | Configurable digital-analog phase locked loop |
US8432197B2 (en) * | 2010-08-30 | 2013-04-30 | Maxim Integrated Products, Inc. | Nonlinear and concurrent digital control for a highly digital phase-locked loop |
US20130076414A1 (en) * | 2011-03-25 | 2013-03-28 | Renesas Electronics Corporation | Semiconductor integrated circuit having an on-chip pll and operating method thereof |
US20120313676A1 (en) * | 2011-06-08 | 2012-12-13 | Analog Devices, Inc. | Hybrid digital-analog phase locked loops |
US8461885B2 (en) * | 2011-06-08 | 2013-06-11 | Analog Devices, Inc. | Hybrid digital-analog phase locked loops |
US8432203B2 (en) * | 2011-07-28 | 2013-04-30 | Intel Corporation | System including circuitry for controlling a characteristic of a periodic signal and method for adjusting a signal |
US20130027099A1 (en) * | 2011-07-28 | 2013-01-31 | Robert Wang | System, Method and Emulation Circuitry Useful For Adjusting a Characteristic of A Periodic Signal |
US20130027097A1 (en) * | 2011-07-28 | 2013-01-31 | Robert Wang | System Including Circuitry Providing Multiple Circuit Paths For Controlling A Characteristic of A Period Signal |
US20130027100A1 (en) * | 2011-07-28 | 2013-01-31 | Navid Yaghini | System and Method for Adjusting a Characteristic of A Periodic Signal with Use of a Filtered Bias Voltage |
US8508270B2 (en) * | 2011-07-28 | 2013-08-13 | Intel Corporation | System and method for adjusting a characteristic of a periodic signal with use of a filtered bias voltage |
US8513995B2 (en) * | 2011-07-28 | 2013-08-20 | Intel Corporation | System including circuitry providing multiple circuit paths for controlling a characteristic of a period signal |
US20130063192A1 (en) * | 2011-09-12 | 2013-03-14 | International Business Machines Corporation | Pll bandwidth correction with offset compensation |
US8493113B2 (en) * | 2011-09-12 | 2013-07-23 | International Business Machines Corporation | PLL bandwidth correction with offset compensation |
US20130222067A1 (en) * | 2012-02-28 | 2013-08-29 | Kawasaki Microelectronics Inc. | Phase-locked loop |
Non-Patent Citations (3)
Title |
---|
A. Rylyakov et al., Bang-Bang Digital PLLs at 11 and 20GHz with sub-200fs Integrated Jitter for High-Speed Serial Communication Applications, IEEE International Solid-State Circuits Conference (ISSCC), 2009, pp. 94-95a. |
A. Sai et al., "A 570fs rms Integrated-Jitter Ring-VCO-Based 1.21GHz PLL with Hybrid Loop," IEEE International Solid-State Circuits Conference (ISSCC), 2011, pp. 98-99a. |
M.H. Perrott et al., "A Low-Area Switched-Resistor Loop Filter Technique for Fractional-N Synthesizers Applied to a MEMS-Based Programmable Oscillator," IEEE International Solid-State Circuits Conference (ISSCC), 2010, pp. 244-245a. |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US9214946B2 (en) * | 2013-01-09 | 2015-12-15 | Samsung Electronics Co., Ltd. | Phase locked loop circuit |
US20190363722A1 (en) * | 2018-05-25 | 2019-11-28 | Thine Electronics, Inc. | Pll circuit |
US10715152B2 (en) * | 2018-05-25 | 2020-07-14 | Thine Electronics, Inc. | PLL circuit |
Also Published As
Publication number | Publication date |
---|---|
US8704567B2 (en) | 2014-04-22 |
US20140070855A1 (en) | 2014-03-13 |
US20140070856A1 (en) | 2014-03-13 |
CN103684436A (zh) | 2014-03-26 |
CN103684436B (zh) | 2017-04-12 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US8704566B2 (en) | Hybrid phase-locked loop architectures | |
US20190182024A1 (en) | Quadrature and duty cycle error correction in matrix phase lock loop | |
US7986175B2 (en) | Spread spectrum control PLL circuit and its start-up method | |
US6346861B2 (en) | Phase locked loop with high-speed locking characteristic | |
US7733136B2 (en) | Frequency synthesizer | |
US7728631B2 (en) | Phase frequency detector with pulse width control circuitry | |
US11012081B2 (en) | Apparatus and methods for digital phase locked loop with analog proportional control function | |
US10848164B1 (en) | Apparatus and methods for digital fractional phase locked loop with a current mode low pass filter | |
US8283984B2 (en) | Method and apparatus of phase locking for reducing clock jitter due to charge leakage | |
US20160336923A1 (en) | Phase locked loop with low phase-noise | |
US20130265104A1 (en) | Method and apparatus for current control in a circuit | |
CN117397168A (zh) | 采样锁相环 | |
US20030179842A1 (en) | Digital pattern sequence generator | |
US20110012684A1 (en) | Local oscillator | |
US9432028B2 (en) | Clock data recovery circuit and a method of operating the same | |
US9088285B2 (en) | Dynamic divider having interlocking circuit | |
Mazza et al. | A Compact, Low Jitter, CMOS 65 nm 4.8–6 GHz Phase-Locked Loop for Applications in HEP Experiments Front-End Electronics | |
US8723566B1 (en) | Correcting for offset-errors in a PLL/DLL | |
CN112994687B (zh) | 一种参考时钟信号注入锁相环电路及消除失调方法 | |
CN114244350A (zh) | 加速充电帮浦及锁相回路以及其操作方法 | |
EP3487073A1 (en) | Variable delay circuit, pll frequency synthesizer, and electronic device | |
Woo et al. | A fast-locking CDR circuit with an autonomously reconfigurable charge pump and loop filter | |
US9559709B1 (en) | Digitally controlled oscillator (DCO) for a phase locked loop (PLL) system | |
Li et al. | A 0.032-mm2 Fully-Integrated Low-Power Phase-Locked Loop Based on Passive Dual-Path Loop Filter | |
Gupta | DLL Based Reference Multiplier for the use in a PLL for WLAN applications |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: INTERNATIONAL BUSINESS MACHINES CORPORATION, NEW Y Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:AINSPAN, HERSCHEL A.;FERRISS, MARK A.;FRIEDMAN, DANIEL J.;AND OTHERS;SIGNING DATES FROM 20120911 TO 20120919;REEL/FRAME:029164/0771 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
AS | Assignment |
Owner name: USAF, OHIO Free format text: CONFIRMATORY LICENSE;ASSIGNOR:INTERNATIONAL BUSINESS MACHINES CORPORATION;REEL/FRAME:034112/0904 Effective date: 20130917 |
|
AS | Assignment |
Owner name: GLOBALFOUNDRIES U.S. 2 LLC, NEW YORK Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:INTERNATIONAL BUSINESS MACHINES CORPORATION;REEL/FRAME:036550/0001 Effective date: 20150629 |
|
AS | Assignment |
Owner name: GLOBALFOUNDRIES INC., CAYMAN ISLANDS Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:GLOBALFOUNDRIES U.S. 2 LLC;GLOBALFOUNDRIES U.S. INC.;REEL/FRAME:036779/0001 Effective date: 20150910 |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 4TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1551) Year of fee payment: 4 |
|
AS | Assignment |
Owner name: WILMINGTON TRUST, NATIONAL ASSOCIATION, DELAWARE Free format text: SECURITY AGREEMENT;ASSIGNOR:GLOBALFOUNDRIES INC.;REEL/FRAME:049490/0001 Effective date: 20181127 |
|
AS | Assignment |
Owner name: GLOBALFOUNDRIES U.S. INC., CALIFORNIA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:GLOBALFOUNDRIES INC.;REEL/FRAME:054633/0001 Effective date: 20201022 |
|
AS | Assignment |
Owner name: GLOBALFOUNDRIES INC., CAYMAN ISLANDS Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:WILMINGTON TRUST, NATIONAL ASSOCIATION;REEL/FRAME:054636/0001 Effective date: 20201117 |
|
AS | Assignment |
Owner name: GLOBALFOUNDRIES U.S. INC., NEW YORK Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:WILMINGTON TRUST, NATIONAL ASSOCIATION;REEL/FRAME:056987/0001 Effective date: 20201117 |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 8TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1552); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 8 |