US8686978B2 - Video processing circuit, video processing method, liquid crystal display apparatus and electronic device - Google Patents

Video processing circuit, video processing method, liquid crystal display apparatus and electronic device Download PDF

Info

Publication number
US8686978B2
US8686978B2 US13/005,139 US201113005139A US8686978B2 US 8686978 B2 US8686978 B2 US 8686978B2 US 201113005139 A US201113005139 A US 201113005139A US 8686978 B2 US8686978 B2 US 8686978B2
Authority
US
United States
Prior art keywords
pixels
liquid crystal
pixel
voltage
boundary
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active, expires
Application number
US13/005,139
Other languages
English (en)
Other versions
US20110176071A1 (en
Inventor
Hidehito Iisaka
Hiroyuki Hosaka
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Seiko Epson Corp
Original Assignee
Seiko Epson Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Seiko Epson Corp filed Critical Seiko Epson Corp
Assigned to SEIKO EPSON CORPORATION reassignment SEIKO EPSON CORPORATION ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: HOSAKA, HIROYUKI, IISAKA, HIDEHITO
Publication of US20110176071A1 publication Critical patent/US20110176071A1/en
Application granted granted Critical
Publication of US8686978B2 publication Critical patent/US8686978B2/en
Active legal-status Critical Current
Adjusted expiration legal-status Critical

Links

Images

Classifications

    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/34—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
    • G09G3/36—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source using liquid crystals
    • G09G3/3611—Control of matrices with row and column drivers
    • G09G3/3614—Control of polarity reversal in general
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/34—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
    • G09G3/36—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source using liquid crystals
    • G09G3/3611—Control of matrices with row and column drivers
    • G09G3/3648—Control of matrices with row and column drivers using an active matrix
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2300/00—Aspects of the constitution of display devices
    • G09G2300/04—Structural and physical details of display devices
    • G09G2300/0421—Structural details of the set of electrodes
    • G09G2300/0434—Flat panel display in which a field is applied parallel to the display plane
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2320/00—Control of display operating conditions
    • G09G2320/02—Improving the quality of display appearance
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2340/00—Aspects of display data processing
    • G09G2340/16—Determination of a pixel data signal depending on the signal applied in the previous frame
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2360/00—Aspects of the architecture of display systems
    • G09G2360/16—Calculation or use of calculated indices related to luminance levels in display data

Definitions

  • the present invention relates to a technique which reduces a display defect in a liquid crystal display panel.
  • a liquid crystal display panel has a configuration in which pixel electrodes corresponding to pixels are arranged in a matrix shape on one of a pair of substrates and a common electrode is installed on the other thereof to be common over the respective pixels, and liquid crystal is interposed between the pixel electrodes and the common electrode.
  • a common electrode is installed on the other thereof to be common over the respective pixels, and liquid crystal is interposed between the pixel electrodes and the common electrode.
  • the aperture ratio is easily decreased. Further, it is difficult to apply the technique to an existing liquid crystal display panel without contrivance of the structure.
  • the technique which clips the video signal which is equal to or larger than the preset value the brightness of a displayed image is indiscriminately limited to the preset value.
  • An advantage of some aspects of the invention is that it provides a technique which solves the above problems and reduces the reverse tilt domain.
  • a video processing circuit which receives a video signal which designates voltage applied to a liquid crystal element for each pixel and regulates each voltage applied to the liquid crystal element on the basis of a corrected video signal, including: a boundary detecting section which respectively detects, in a current frame and a previous frame, a boundary between a first pixel in which the applied voltage designated by the video signal is lower than a first voltage and a second pixel in which the applied voltage is equal to or higher than a second voltage which is higher than the first voltage; and a correcting section which corrects the voltage applied to the liquid crystal element corresponding to at least one of the first pixel and the second pixel in positions between which a portion which moves from the boundary of the previous frame by one pixel is interposed, within the boundary of the current frame, to correct the input video signal in a direction where a transverse electric field generated in the first pixel and the second pixel is reduced.
  • the invention it is not necessary to change the structure of the liquid crystal display panel, to thereby prevent reduction in the aperture ratio. Further, since it is not necessary to contrive the structure, it is possible to apply the invention to an existing liquid crystal display panel. According to this aspect of the invention, since only the transverse electric field between pixels in positions, between which the portion which moves from the boundary of the previous frame by one pixel is interposed, within the boundary of the current frame, is decreased, it is possible to suppress generation of the reverse tilt domain while reducing a portion (display departure) on which an image different from an image regulated by the video signal is displayed.
  • the correcting section may exclude the first pixel and the second pixel in the positions between which the portion which moves from the boundary of the previous frame by one pixel is interposed, within the boundary of the current frame, are all the second pixels in the previous frame. With this exclusion, it is possible to reduce the pixel which becomes the display departure.
  • the correcting section may correct, in a direction where the transverse electric field is reduced, the voltage applied to the liquid crystal element corresponding to one or more pixels which are adjacent, on the opposite side, to the first pixel or the second pixel adjacent to the portion which moves from the boundary of the previous frame by one pixel and continue in a direction away from the portion, within the boundary of the current frame.
  • the number of the corrected pixels is increased, it is possible to prevent the correction of the applied voltage from being noticeable.
  • the concept of the invention can be applied to a video processing method, a liquid crystal display apparatus and an electronic device having the liquid crystal display apparatus, in addition to the video processing circuit.
  • FIG. 1 is a diagram illustrating a liquid crystal display apparatus to which a video processing circuit according to an embodiment of the invention is applied.
  • FIG. 2 is a diagram illustrating an equivalent circuit of a liquid crystal element in the liquid crystal display apparatus.
  • FIG. 3 is a diagram illustrating a configuration of the video processing circuit.
  • FIGS. 4A and 4B are diagrams illustrating a display characteristic in the liquid crystal display apparatus.
  • FIGS. 5A and 5B are diagrams illustrating a display operation in the liquid crystal display apparatus.
  • FIGS. 6A to 6C are diagrams illustrating content of a correction process (one pixel) in the video processing circuit.
  • FIGS. 7A and 7B are diagrams illustrating reduction in a transverse electric field according to the correction process (one pixel).
  • FIGS. 8A to 8C are diagrams illustrating content of a correction process (two pixels) according to an embodiment of the invention.
  • FIGS. 9A to 9C are diagrams illustrating content of another correction process according to an embodiment of the invention.
  • FIGS. 10A to 10C are diagrams illustrating content of another correction process of a video processing circuit according to an embodiment of the invention.
  • FIGS. 11A and 11B are diagrams illustrating reduction in a transverse electric field according to the correction process.
  • FIGS. 12A to 12C are diagrams illustrating content a still another correction process according to an embodiment of the invention.
  • FIGS. 13A to 13B are diagrams illustrating reduction in a transverse electric field according to the correction process.
  • FIG. 14 is a diagram illustrating a projector to which a liquid crystal display apparatus according to an embodiment of the invention is applied.
  • FIGS. 15A and 15B are diagrams illustrating an example of a display defect due to the influence of the transverse electric field.
  • FIG. 1 is a block diagram illustrating an overall configuration of a liquid crystal display apparatus to which a video processing circuit according to the embodiment of the invention is applied.
  • a liquid crystal display apparatus 1 includes a control circuit 10 , a liquid crystal display panel 100 , a scanning line driving circuit 130 , and a data line driving circuit 140 .
  • a video signal Vid-in is synchronized with a synchronization signal Sync from a higher-level device to be supplied to the control circuit 10 .
  • the video signal Vid-in is digital data which designates a gray scale level of each pixel in the liquid crystal display panel 100 , and is supplied in the scanning order based on a vertical scanning signal, a horizontal scanning signal and a dot clock signal (which are not shown) which are included in the synchronization signal Sync.
  • the video signal Vid-in designates a gray scale level of a pixel. However, since voltage applied to a liquid crystal element is determined according to the gray scale level which will be described later, the video signal Vid-in may designate the voltage applied to the liquid crystal element.
  • the control circuit 10 includes a scan control circuit 20 and a video processing circuit 30 .
  • the scan control circuit 20 generates a variety of control signals, and controls each section in synchronization with the synchronization signal Sync.
  • the video processing circuit 30 processes the digital video signal Vid-in to output an analog data signal Vx, which will be described in more detail later.
  • the liquid crystal display panel 100 is configured so that an element substrate (first substrate) 100 a and an opposite substrate (second substrate) 100 b are adhered to each other with a constant gap and a liquid crystal 105 which is driven in a longitudinal electric field is interposed in the gap.
  • a plurality of scanning lines 112 having m rows is installed in an X (transverse) direction in the figure, and a plurality of data lines 114 having n columns is installed in an Y (longitudinal) direction to be electrically insulated from the respective scanning lines 112 .
  • the scanning lines 112 may be referred to as a first, a second, a third, . . . , an (m ⁇ 1)-th, and an m-th scanning line, in the order from the top in the figure, for the convenience of clarity.
  • the data lines 114 may be referred to as a first, a second, a third, . . . , an (n ⁇ 1)-th, and an n-th data line, in the order from the left in the figure, for the convenience of clarity.
  • a set of an n-channel TFT 116 and a rectangular and transparent pixel electrode 118 is installed corresponding to each of intersections between the scanning lines 112 and the data lines 114 .
  • a gate electrode of the TFT 116 is connected to the scanning line 112
  • a source electrode thereof is connected to the data line 114
  • a drain electrode thereof is connected to the pixel electrode 118 .
  • a transparent common electrode 108 is installed over an overall surface thereof.
  • a voltage LCcom is applied to the common electrode 108 by a circuit (not shown).
  • each scanning line 112 , data line 114 , TFT 116 and pixel electrode 118 installed in the opposite surface should be indicated by dashed lines, but are indicated by solid lines for ease of understanding.
  • an equivalent circuit of the liquid crystal display panel 100 is configured so that a liquid crystal display element 120 is arranged with the liquid crystal 105 being interposed between the pixel electrode 118 and the common electrode 108 , corresponding to the intersection between the scanning line 112 and the data line 114 .
  • auxiliary capacitors (storage capacitors) 125 are actually installed in parallel with the liquid crystal elements 120 .
  • the auxiliary capacitor 125 includes one end connected to the pixel electrode 118 , and the other end commonly connected to the capacitor line 115 .
  • a capacitor line 115 is held at a fixed voltage in a temporal manner.
  • the TFT 116 in which the gate electrode is connected to the scanning line is turned on, and the pixel electrode 118 is connected to the data line 114 .
  • the scanning line 112 is at the level H
  • the data signal is applied to the pixel electrode 118 through the TFT 116 which has been turned on.
  • the scanning line 112 is at a level L
  • the TFT 116 is turned off.
  • the voltage applied to the pixel electrode is held by capacitance of the liquid crystal element 120 and the auxiliary capacitor 125 .
  • the liquid crystal element 120 a molecular orientation state of the liquid crystal 105 is changed according to an electric field generated between the pixel electrode 118 and the common electrode 108 .
  • the liquid crystal element 120 has, if it is a transmissive type, transmittance according to the applied and held voltage.
  • the liquid crystal element 120 since the transmittance is changed according to each liquid crystal element 120 , the liquid crystal element 120 corresponds to the pixel. Further, a pixel arrangement area corresponds to a display area 101 . In the present embodiment, a state where the liquid crystal element 120 becomes black when no voltage is applied thereto is referred to as a normally black mode, when the liquid crystal 105 uses a VA method.
  • the scanning line driving circuit 130 supplies scanning signals Y 1 , Y 2 , Y 3 , . . . , and Ym to the first, second, third, . . . , and m-th scanning lines 112 according to a control signal Yctr by means of the scan control circuit 20 .
  • the scanning line driving circuit 130 sequentially selects the first, second, third, . . . , (m ⁇ 1)-th and m-th scanning lines 112 over a frame, and sets a scanning signal to the selected scanning line to a selected voltage V H (level H), and sets scanning signals to scanning lines other than the selected scanning line to a non-selected voltage V L (level L).
  • the frame has a period while the video signals Vid-in are supplied corresponding to one video frame. If a frequency of a vertical scanning signal included in the synchronization signal Sync is 60 Hz, the frame has a period of 16.7 milliseconds which is its inverse number. In this embodiment, since the first, second, third, . . . , and m-th scanning lines 112 are sequentially selected over the frame, the liquid crystal display panel 100 is driven at a speed equivalent to the video signal Vid-in. Thus, in this embodiment, the period required for displaying images corresponding to one video frame on the liquid crystal display panel 100 coincides with the frame.
  • the data line driving circuit 140 samples a data signal Vx supplied from the video processing circuit 30 as data signals X 1 to Xn according to a control signal Xctr from the scanning control circuit 20 , to the first to n-th column data lines 114 .
  • a ground electric potential (not shown) is a reference of a zero voltage, unless particularly expressed, except the voltage applied to the liquid crystal element 120 .
  • the voltage applied to the liquid crystal element 120 is an electric potential difference between the voltage LCcom of the common electrode 108 and the pixel electrode 118 , which is distinguished from other voltages. Further, in order to prevent deterioration of the liquid crystal 105 due to application of a direct current component, an alternating current driving method is performed in the liquid crystal element 120 .
  • a voltage Vcnt which is the center of amplitude is applied to the pixel electrode 118 for each frame, with a positive voltage of a higher level and a negative voltage of a lower level being alternatively switched with each other.
  • a surface inversion method in which insertion polarities of the respective liquid crystal elements 120 in the same frame are all the same is used.
  • the relationship between the applied voltage (V) and the transmittance (T) of the liquid crystal element 120 is indicated by a characteristic shown in FIG. 4A , since the liquid crystal 105 is in the normally black mode of the VA method.
  • the voltage according to the gray scale level may be applied to the corresponding liquid crystal element.
  • a display defect may occur due to a reverse tilt domain.
  • Such a defect is affected by the transverse electric field when liquid crystal molecules interposed in the liquid crystal element 120 are in an unstable state. As a result, it is difficult to achieve the orientation state according to the applied voltage in the liquid crystal molecules.
  • the voltage applied to the liquid crystal element 120 is in a voltage range A which is equal to or more than a voltage Vbk of a black level in the normally black mode and is less than a threshold voltage Vth 1 (first voltage), a restraining force due to a longitudinal electric field slightly exceeds a restraining force due to an alignment film. Thus, it is likely that the orientation state of the liquid crystal molecules is affected. This causes the unstable state of the liquid crystal molecules.
  • a transmittance range (gray scale range) of the liquid crystal element in which the applied voltage of the liquid crystal element is in the voltage range A is referred to as “a”.
  • the effect of the transverse electric field occurs in a case where an electrical potential difference between pixel electrodes which are adjacent to each other increases, which is a case where a dark pixel of a black level or close to the black level in an image to be displayed, and a bright pixel of a white level or close to the white level are adjacent to each other.
  • the dark pixel corresponds to the liquid crystal element 120 in which the applied voltage is in a voltage range A in the normally black mode as shown in FIG. 4A
  • the bright pixel is obtained by assigning the transverse electric field to the dark pixel.
  • the bright pixel corresponds to the liquid crystal element 120 in a voltage range B in which the applied voltage is equal to or more than a threshold voltage Vth 2 (second voltage) and is equal to or less than a white level voltage Vwt in the normally black mode.
  • a transmittance range (gray scale range) of the liquid crystal element in which the applied voltage of the liquid crystal element is in the voltage range B is referred to as “b”.
  • the threshold voltage Vth 1 may be an optical threshold voltage in which a relative transmittance of the liquid crystal element is set to 10%
  • a threshold voltage Vth 2 may be an optical saturation voltage in which a relative transmittance of the liquid crystal element is set to 90%.
  • the liquid crystal element in which the applied voltage is in the voltage range A easily undergoes a reverse tilt domain due to the transverse electric field when it is adjacent to the liquid crystal element in which the applied voltage is in the voltage range B.
  • the liquid crystal element in which the applied voltage is in the voltage range B is adjacent to the liquid crystal element in which the applied voltage is in the voltage range A, since it is mainly affected by its longitudinal electric field and is in a stable state, the reverse tilt domain hardly occurs like the liquid crystal element in which the applied voltage is in the voltage range A.
  • FIG. 15A An example of the display defect due to the reverse tilt domain will be described.
  • a dark pattern having continuous dark pixels of the gray scale range “a” moves in a left direction by one pixel for each frame using bright pixels of the gray scale range “b” as a background
  • a pixel which should be changed from the dark pixel to the bright pixel in a right edge section of the dark pattern (rear edge section of the movement)
  • FIG. 15A if a perspective is changed, in a case where a bright pattern having continuous bright pixels moves in the left direction by one pixel for each frame using the dark pixel as the background, a pixel, which should be changed from the dark pixel to the bright pixel in the left edge section of the bright pattern (leading edge section of the movement), may not become the bright pixel due to generation of the reverse tilt domain.
  • the reverse tilt domain may be easily generated in the following conditions:
  • the main reason that the reverse tilt domain is generated is the transverse electric field as described above.
  • a countermeasure that a strong transverse electric field is not generated in a boundary satisfying the above conditions (1) and (2) is provided, it is possible to suppress generation of the reverse tilt domain in the condition (3).
  • the video processing circuit 30 is installed on an upstream side of the liquid crystal display panel 100 in a supply path of the video signal Vid-in and then performs the following process. That is, the video processing circuit 30 analyzes the image displayed by the video signal Vid-in, and detects the boundary where the dark pixel of the gray scale range “a” and the bright pixel of the gray scale range “b” are adjacent to each other. Within the detected boundary, a boundary which moves by one pixel from a boundary prior to one frame is extracted.
  • the video processing circuit 30 includes a correcting section 300 , a boundary detecting section 302 , a storing section 306 , an application boundary determining section 308 , a delay circuit 312 , and a D/A converter 316 .
  • the delay circuit 312 accumulates a video signal Vid-in supplied from a higher-level device, reads the video signal after a predetermined time elapses, and outputs the video signal as a video signal Vid-d.
  • the delay circuit 312 includes a FIFO (fast in fast out) memory, a multi-stage latch circuit, or the like. The accumulation or reading in the delay circuit 312 is controlled by the scan control circuit 20 .
  • the boundary detecting section 302 analyzes the image displayed by the video signal Vid-in, detects a boundary where the pixel in the gray scale range “a” and the pixel in the gray scale range “b” are adjacent to each other, and outputs boundary information indicating the boundary.
  • the boundary refers to a portion where the pixel in the gray scale range “a” and the pixel in the gray scale range “b” are adjacent to each other.
  • a portion where the pixel in the gray scale range “a” and the pixel in the gray scale range “c” are adjacent to each other, or a portion where the pixel in the gray scale range “b” and the pixel in the gray scale range “c” are adjacent to each other is not treated as a boundary.
  • the video signal Vid-in (Vid-d) is an image to be displayed
  • the frame of the image displayed by the video signal Vid-in (Vid-d) may be referred to as a current frame.
  • the storing section 306 stores information about a boundary output by the boundary detecting section 302 , and outputs the stored boundary information after one frame elapses. Accordingly, information about a boundary prior to one frame, other than information about a boundary of the current frame output from the boundary detecting section 302 , is output from the storing section 306 .
  • the storage and output of the information in the storing section 306 are controlled by the scan control circuit 20 .
  • the application boundary determining section 308 determines, as the application boundary, a portion which moves by one pixel in up, down, left and right directions from the boundary of the previous frame output from the storing section 306 , within the boundary of the current frame output from the boundary detecting section 302 , and outputs information about the determined application boundary.
  • the application boundary refers to a boundary which moves by one pixel from the boundary of the image displayed by the video signal of the previous frame, within the boundary of the image displayed by the video signal of the current frame, a boundary which does not move from the previous frame and a boundary which moves by two pixels or more are not treated as the application boundary.
  • the correcting section 300 includes a determining section 310 and a selector 314 .
  • the determining section 310 determines whether the pixel indicated by the video signal Vid-d which is delayed by the delay circuit 312 is adjacent to the application boundary determined by the application boundary determining section 308 (first determination), and determines whether the gray scale level of the corresponding pixel belongs to the gray scale range “a” (second discrimination), respectively. If the discrimination results are all “Yes”, a flag Q of an output signal is set to “1”, for example, and if any one of the discrimination results is “No”, the flag Q is set to “0”.
  • the boundary detecting section 302 cannot detect the boundary in the image to be displayed, and thus, the delay circuit 312 is installed to adjust a supply timing of the video signal Vid-in.
  • a timing of the video signal Vid-in supplied from the higher-level device is different from a timing of the video signal Vid-d supplied from the delay circuit 312 , strictly speaking, horizontal scanning periods or the like thereof do not coincide with each other, which will be described hereinafter without particular discrimination.
  • the selector 314 selects any one of input terminals “a” and “b” according to the flag Q supplied to a control terminal Sel, and outputs a video signal Vid-out through an output terminal Out, from a signal supplied to the selected input terminal.
  • the video signal Vid-d by means of the delay circuit 312 is supplied to the input terminal “a”, and a video signal of the gray scale level c1 is supplied to the input terminal “b” for replacement.
  • the selector 314 selects the input terminal “b”, and if the flag Q is “0”, the selector 314 outputs the video signal Vid-d supplied to the input terminal “a” as the video signal Vid-out.
  • the D/A converter 316 converts the video signal Vid which is digital data into an analog data signal Vx. As described above, in this embodiment, since the surface inversion method is employed, the polarity of the data signal Vx is switched for each frame.
  • the voltage LCcom applied to the common electrode 108 may be approximately the same voltage as the voltage Vcnt, and may be adjusted to be lower than the voltage Vcnt in consideration of off-leakage or the like of the n channel TFT 116 .
  • the flag Q is “1”, this means that the pixel displayed by the video signal Vid-in is adjacent to the application boundary and the gray scale level of the corresponding pixel is included in the gray scale range “a”. If the flag Q is “1”, since the selector 314 selects the input terminal “b”, the video signal Vid-d which designates the gray scale level of the gray scale range “a” is replaced by a video signal which designates the gray scale level “c1” and is output as the video signal Vid-out.
  • the video signal Vid-in is supplied from the higher-level device, in the pixel order of 1 ⁇ 1 to 1 ⁇ n, 2 ⁇ 1 to 2 ⁇ n, 3 ⁇ 1 to 3 ⁇ n, . . . , and m ⁇ 1 to m ⁇ n over the frame.
  • the video processing circuit 30 performs a process such as delay and replacement of the video signal Vid-in and outputs the video signal Vid-out.
  • the processed video signal Vid is converted into a positive or negative data signal Vx as shown in FIG. 5B , using the D/A converter 316 , and for example, is converted into the positive polarity therein.
  • the data signal Vx is sampled as data signals X 1 to Xn by the data line driving circuit 140 , to the first to n-th column data lines 114 .
  • the scanning control circuit 20 performs control so that only the scanning signal Y 1 is at a level H with respect to the scanning line driving circuit 130 . If the scanning signal Y 1 is at the level H, the first row TFT 116 is turned on. Thus, the data signal sampled to the data line 114 is applied to the pixel electrode 118 through the TFT 116 which is in the turned on state. Accordingly, a positive voltage according to each gray scale level designated by the video signal Vid-out is inserted to the 1 ⁇ 1 to 1 ⁇ n liquid crystal elements.
  • the 2 ⁇ 1 to 2 ⁇ n video signals Vid-in are processed by the video processing circuit 30 in a similar way and are output as the video signals Vid-out, are converted into positive data signals by the D/A converter 316 , and then are sampled to the first to n-th column data lines 114 by the data line driving circuit 140 .
  • the data signal sampled to the data line 114 is applied to the pixel electrode 118 through the TFT 116 of the second row which is in the turned-on state.
  • the positive voltage according to each gray scale level designated by the video signals Vid-out is inserted to the 2 ⁇ 1 to 2 ⁇ n liquid crystal elements.
  • a similar insertion operation is performed with respect to the third, fourth, . . . , and m-th rows.
  • Vid-out is inserted to each liquid crystal element to create a transmission image designated by the video signal Vid-in.
  • the same insertion operation is performed except that the video signal Vid-out is converted into a negative data signal by polarity inversion of the data signal.
  • FIG. 5B is a voltage waveform diagram illustrating an example of a data signal Vx at the time when the 1 ⁇ 1 to 1 ⁇ n video signals Vid-out are output over the horizontal scanning period (H) from the video processing circuit 30 .
  • the data signal Vx since the normally black mode is employed, if the data signal Vx is positive, the data signal Vx becomes a voltage (indicated as ⁇ in the figure) of a high level with reference to the amplitude center voltage Vcnt, as the gray scale level processed by the video processing circuit 30 becomes bright. Further, if the data signal Vx is negative, the data signal Vx becomes a voltage (indicated as ⁇ in the figure) of a low level with reference to the voltage Vcnt, as the gray scale level becomes bright.
  • the voltage of the data signal Vx becomes a voltage which is shifted by an amount according to the gray scale from the reference voltage Vcnt in a range from a voltage Vw(+) corresponding to white to a voltage Vb(+) corresponding to black if the voltage is positive, and in a range from a voltage Vw( ⁇ ) corresponding to white to a voltage Vb( ⁇ ) corresponding to black if the voltage is negative, respectively.
  • the voltage Vw(+) and the voltage Vw( ⁇ ) are in a symmetric relationship with reference to the voltage Vcnt.
  • the voltages Vb(+) and Vb( ⁇ ) are also in a symmetric relationship with reference to the voltage Vcnt.
  • FIG. 5B illustrates a voltage waveform of the data signal Vx, which is different from a voltage (electric potential difference between the pixel electrode 118 and the common electrode 108 ) applied to the liquid crystal element 120 . Further, a longitudinal scale of the voltage of the data signal in FIG. 5B is enlarged compared with a voltage waveform such as a scanning signal in FIG. 5A .
  • a boundary detected by the boundary detecting section 302 is indicated by a dashed line in a right section in FIG. 6B .
  • a boundary output from the storing section 306 is indicated by a dashed line in a right section in FIG. 6A .
  • the application boundary determining section 308 outputs a portion (surrounded by a circle) in which one pixel moves from a boundary prior to one frame shown in FIG. 6A , within the boundary detected in the right section in FIG. 6B as an application boundary.
  • the application boundary portions are three in number as shown in the right section in FIG. 6C , which are application boundaries P, Q and R as shown in the same figure, in order to distinguish them from each other.
  • the image shown in the left section in FIG. 6B is corrected into a gray scale level as shown in the left section in FIG. 6C .
  • a dark pixel positioned on the upper side with reference to the application boundary P, a dark pixel positioned on the right side with reference to the application boundary Q, and a dark pixel positioned on the left side with reference to the application boundary R are replaced by the gray scale level “c1”, respectively.
  • the electric potential of the pixel electrode is as shown in FIG. 7A , if it is positive insertion.
  • the electric potential of the pixel electrode of the dark pixel becomes, if it is positive insertion, lower than the electric potential of the pixel electrode of the bright pixel, but since the electric potential difference is large, it is easily affected by the transverse electric field.
  • the application boundary is determined from the boundary where the dark pixel which belongs to the gray scale range “a” and the bright pixel which belongs to the gray scale range “b” are adjacent to each other, and the video signal Vid-out corresponding to the dark pixel adjacent to the application boundary is replaced by the gray scale level “c1”.
  • the voltage applied to the liquid crystal element of the dark pixel is increased.
  • the electric potential of the pixel electrode of the dark pixel is positive insertion, as shown in FIG. 7B , the voltage is raised.
  • the dark pixel is not directly changed to the bright pixel, as shown in FIG. 15B , but is changed to the bright pixel passing through the gray scale level “c1” once, in the liquid crystal display panel 100 , even in a case where a portion, in which the black pixel is changed to the white pixel, moves by one pixel, as shown in FIG. 15A .
  • the application boundary includes only a portion which moves by one pixel from the boundary of the previous frame, within the boundary where the dark pixel which belongs to the gray scale range “a” and the bright pixel which belongs to the gray scale range “b” are adjacent to each other, in the image of the current frame displayed by the video signal Vid-in.
  • the pixel display departure pixel
  • the gray scale level designated by the original video signal Vid-in is replaced by the gray scale level “c1” which is different from the gray scale level designated by the original video signal Vid-in, is suppressed at a low level.
  • gray scale levels thereof may be changed.
  • the determining section 310 may output the flag Q as “1” in the following case. Specifically, in a case where the gray scale level of the pixel displayed by the video signal Vid-d belongs to the gray scale range “a”, pixels from the application boundary to the pixel displayed by the video signal Vid-d are continuous in the gray scale range “a”, and the distance from the application boundary to the pixel displayed by the video signal Vid-d is within (K+1) pixels, the flag Q may be output as “1”.
  • the number of pixels which are replacement candidates is preferably 2 to 10 or so including the pixel adjacent to the application boundary.
  • FIGS. 8A and 8C are diagrams illustrating a processing example in a case where gray scale levels of total two pixels of one dark pixel adjacent to the application boundary and a dark pixel adjacent to the dark pixel adjacent to the application boundary are replaced. Images of a previous frame and a current frame, a detected boundary and an application boundary are the same as in the example in FIGS. 6A and 6C . However, in this example, dark pixels positioned within two pixels in an upward direction from the application boundary P are replaced by the gray scale level “c1”, respectively. That is, a total of two pixels, a dark pixel adjacent to the application boundary P and a dark pixel which is upwardly adjacent thereto, are replaced by the gray scale level “c1”, respectively.
  • the boundary where the dark pixel of the gray scale range “a” and the bright pixel of the gray scale range “b” are adjacent to each other is detected, and the boundary which moves from the boundary prior to one frame by one pixel, within the detected boundary, is set as the application boundary.
  • the following three patterns are considered as this application boundary, in consideration of the change to the current frame from the previous frame.
  • the reverse tilt domain easily occurs when a pixel (pixel in which liquid crystal molecules are in an unstable state) having low applied voltage is changed in a direction where the applied voltage is high in the current frame.
  • the effect of the reverse tilt domain lessens although the pattern 2 is excluded from the application boundary determined in the above-described embodiment.
  • the pattern 2 corresponds to a case where two pixels are bright pixels in which liquid crystal molecules are in a stable state in the previous frame and any one of the bright pixels is replaced by a dark pixel by the movement of the image pattern, and thus, the reverse tilt domain hardly occurs in either of the two pixels.
  • the application boundary determining section 308 detects the boundary where the dark pixel and the bright pixel are adjacent to each other in the current frame, and determines the boundary which moves from the boundary prior to one frame by one pixel, within the detected boundary, as the application boundary. However, at the time of determination of the application boundary, when the dark pixel and the bright pixel in the current frame were all bright pixels in the previous frame, if a configuration in which they are not determined as the application boundary is used, the pixel of the pattern 2 is excluded from the correction target.
  • FIGS. 9A and 9C are diagrams illustrating a processing example of a case where the pattern 2 is excluded from the application boundary. Images of a previous frame and a current frame, a detected boundary are the same as in the example in FIGS. 6A and 6C . In the example in FIGS. 6A and 6C , the boundaries 2 , Q and R are all determined as the application boundaries. However, in this example, since two pixels between which the boundary R is interposed are all bright pixels in the previous frame, they are excluded from the correction target.
  • a perspective may be changed.
  • a pattern including bright pixels moves toward a pattern including dark pixels (pixels having lower voltage).
  • the dark pixel is replaced by the gray scale level “c1”, among the dark pixel and the bright pixel between which the application boundary is interposed. This is because a pixel in which liquid crystal molecules are in an unstable state since the voltage applied to the liquid crystal element is low in the normally black mode is a dark pixel.
  • a process of correcting the bright pixel in a dark direction and a process of correcting the dark pixel in a bright direction and correcting the bright pixel in a dark direction may be considered.
  • the determining section 310 determines whether the pixel displayed by the video signal Vid-d is adjacent to the application boundary, and whether the gray scale level of the pixel belongs to the gray scale range “b”, respectively. Then, if the determination results are all “Yes”, the flag Q of the output signal is set to “1”, and the gray scale level “c2” is supplied to the input terminal “b” of the selector 314 .
  • the gray scale level “c2” belongs to the gray scale range “c”, which is a level brighter than the gray scale level “c1”.
  • the flag Q becomes “1”. If the flag Q becomes “1”, since the selector 314 selects the input terminal “b”, the video signal Vid-d which designates the gray scale level of the gray scale range “b” is replaced by the video signal which designates the gray scale level “c2” and is output as the video signal Vid-out.
  • FIGS. 10A to 10C are diagrams illustrating a processing example of a case where the gray scale level of the bright pixel adjacent to the application boundary is replaced. Images of a previous frame and a current frame, a detected boundary and an application boundary are the same as in the example in FIGS. 6A and 6C . However, in this example, since the bright pixel which belongs to the gray scale level “b”, among the pixels adjacent to the application boundary, is replaced by the video signal of the gray scale level “c2”, it is corrected to a gray scale level as shown in a left section of FIG. 10C . Specifically, a bright pixel positioned below the application boundary P, a bright pixel positioned on the left side of the application boundary Q, and a bright pixel positioned on the right side of the application boundary R are replaced by the gray scale level “c2”, respectively.
  • the voltage applied to the liquid crystal element of the bright pixel is corrected to be lowered, if the electric potential of the pixel electrode of the bright pixel is positive insertion, as shown in FIG. 11B , it is decreased.
  • the electric potential difference of the pixel electrode decreases by stages, and thus, generation of the large transverse electric field is suppressed. Accordingly, it is possible to suppress generation of the display defect due to the reverse tilt domain.
  • gray scale level of the bright pixel adjacent to the application boundary is replaced as in the example, with respect to a bright pixel adjacent to the application boundary and at least one bright pixel adjacent to the bright pixel in a direction away from the application boundary, their gray scale levels may be replaced.
  • the determining section 310 determines whether the pixel displayed by the video signal Vid-d is adjacent to the application boundary. If it is adjacent to the application boundary, the determining section 310 determines whether the gray scale level of the pixel belongs to the gray scale range “a” or the gray scale range “b”.
  • the selector 314 may change the gray scale level of the pixel into the gray scale range “c1”, and when it is determined that the pixel displayed by the video signal Vid-d is adjacent to the application boundary and the gray scale level of the pixel belongs to the gray scale range “b”, the selector 314 may replace the gray scale level of the pixel by the gray scale range “c2”.
  • FIGS. 12A to 12C are diagrams illustrating a processing example of a case where the gray scale levels of both of the dark pixel and the bright pixel between which the application boundary is interposed are replaced. Images of a previous frame and a current frame, a detected boundary and an application boundary are the same as in the example in FIGS. 6A and 6C . However, in this example, the dark pixel among the dark pixel and the bright pixel between which the application boundary is interposed is replaced by the video signal of the gray scale level “c1” and the bright pixel is replaced by the video signal of the gray scale level “c2”, and thus, they are corrected into the gray scale level as shown in a left section in FIG. 12C .
  • the electric potential of the pixel electrode of the dark pixel increases, and the electric potential of the pixel electrode of the bright pixel decreases.
  • the electric potential difference of the pixel electrodes decreases by stages to suppress generation of the large transverse electric field, it is possible to suppress generation of the display defect due to the reverse tilt domain.
  • the normally black mode in which the liquid crystal 105 uses the VA method is described.
  • a normally white mode in which the liquid crystal 105 uses the TN method and the liquid crystal element 120 becomes white when no voltage is applied thereto may be used.
  • the relationship between the applied voltage and the transmittance of the liquid crystal element 120 is indicated by a V-T characteristic shown in FIG. 4B , and the transmittance decreases as the applied voltage increases.
  • the pixel which is easily affected by the transverse electric field is similarly a pixel where the applied voltage is low, but the pixel where the applied voltage is low becomes a bright pixel in the normally white mode.
  • the video processing circuit 30 may determine an application boundary from a boundary in which a bright pixel supplied with an applied voltage which belongs to the voltage range A and a dark pixel supplied with an applied voltage which belongs to the voltage range B are adjacent to each other, and for example, may perform a process of replacing the video signal Vid-out corresponding to the bright pixel adjacent to the application boundary with the gray scale level “c1” which is darker than the gray scale level corresponding to the voltage range A.
  • the video signal Vid-in designates the gray scale level of the pixel, but may directly designate the voltage applied to the liquid crystal element.
  • a boundary may be determined according to the designated applied voltage to thereby correct the voltage.
  • FIG. 14 is a plan view illustrating a configuration of the projector.
  • a lamp unit 2102 including a white light source such as a halogen lamp is installed inside the projector 2100 .
  • a projection light emitted from the lamp unit 2102 is divided into the three primary colors of R (red), G (green) and B (blue) by three mirrors 2106 and two dichroic mirrors 2108 which are disposed therein, and are guided to light valves 1008 , 100 G and 100 B corresponding to the respective primary colors, respectively. Since the B color light is long in its optical path, compared with the R and G colors, the B color light is guided through a relay lens system 2121 including an incident lens 2122 , a relay lens 2123 and an exit lens 2124 , in order to prevent its loss.
  • the projector 2100 three sets of the liquid crystal display apparatuses including the liquid crystal display panel 100 are installed corresponding to the R color, G color and B color, respectively.
  • the configurations of the light valves 100 R, 100 G and 100 B are the same as that in the above-described liquid crystal display panel 100 .
  • video signals are respectively supplied from an external higher-level circuit, and the light valves 100 R, 100 G and 100 B are driven, respectively.
  • the liquid crystal display panel 100 As an example in which the liquid crystal display panel 100 is used as the light valve, a rear projection type television is exemplified, in addition to the projector as described with reference to FIG. 14 . Further, the liquid crystal display panel 100 can be applied to an electronic viewfinder (EVF) in a digital camera with a mirror-less interchangeable lens, a video camera, or the like.
  • EVF electronic viewfinder
  • a head mounted display a car navigation device, a pager, an electronic organizer, a calculator, a word processor, a workstation, a videophone, a POS terminal, a digital still camera, a mobile phone, a device including a touch panel, and the like are exemplified.
  • the liquid crystal display apparatus can be applied to these various electronic devices.

Landscapes

  • Engineering & Computer Science (AREA)
  • Chemical & Material Sciences (AREA)
  • Crystallography & Structural Chemistry (AREA)
  • Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • General Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Control Of Indicators Other Than Cathode Ray Tubes (AREA)
  • Liquid Crystal Display Device Control (AREA)
  • Transforming Electric Information Into Light Information (AREA)
  • Liquid Crystal (AREA)
US13/005,139 2010-01-15 2011-01-12 Video processing circuit, video processing method, liquid crystal display apparatus and electronic device Active 2032-10-01 US8686978B2 (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP2010-006567 2010-01-15
JP2010006567A JP5370169B2 (ja) 2010-01-15 2010-01-15 映像処理回路、その処理方法、液晶表示装置および電子機器

Publications (2)

Publication Number Publication Date
US20110176071A1 US20110176071A1 (en) 2011-07-21
US8686978B2 true US8686978B2 (en) 2014-04-01

Family

ID=44267906

Family Applications (1)

Application Number Title Priority Date Filing Date
US13/005,139 Active 2032-10-01 US8686978B2 (en) 2010-01-15 2011-01-12 Video processing circuit, video processing method, liquid crystal display apparatus and electronic device

Country Status (3)

Country Link
US (1) US8686978B2 (ja)
JP (1) JP5370169B2 (ja)
CN (1) CN102129849B (ja)

Families Citing this family (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP5370214B2 (ja) * 2010-02-25 2013-12-18 セイコーエプソン株式会社 映像処理回路、映像処理方法、液晶表示装置および電子機器
JP5556234B2 (ja) 2010-02-25 2014-07-23 セイコーエプソン株式会社 映像処理回路、その処理方法、液晶表示装置および電子機器
JP5381807B2 (ja) * 2010-02-25 2014-01-08 セイコーエプソン株式会社 映像処理回路、その処理方法、液晶表示装置および電子機器
JP5720221B2 (ja) 2010-12-13 2015-05-20 セイコーエプソン株式会社 映像処理方法、映像処理回路、液晶表示装置および電子機器
JP5707973B2 (ja) 2011-01-27 2015-04-30 セイコーエプソン株式会社 映像処理方法、映像処理回路、液晶表示装置および電子機器
FR2984578B1 (fr) * 2011-12-16 2013-12-20 Thales Sa Dispositif de visualisation securise a matrice a cristaux liquides nematiques twistes
JP6083111B2 (ja) 2012-01-30 2017-02-22 セイコーエプソン株式会社 映像処理回路、映像処理方法、液晶表示装置および電子機器
JP2013195450A (ja) * 2012-03-15 2013-09-30 Seiko Epson Corp 画像処理回路、電子機器および画像処理方法
JP5903954B2 (ja) * 2012-03-15 2016-04-13 セイコーエプソン株式会社 映像処理回路、映像処理方法および電子機器
JP6078959B2 (ja) * 2012-03-16 2017-02-15 セイコーエプソン株式会社 映像処理回路、映像処理方法および電子機器
JP6078965B2 (ja) 2012-03-27 2017-02-15 セイコーエプソン株式会社 映像処理回路、映像処理方法及び電子機器
JP2014149426A (ja) * 2013-02-01 2014-08-21 Seiko Epson Corp 映像処理回路、映像処理方法及び電子機器
JP2014170096A (ja) * 2013-03-04 2014-09-18 Seiko Epson Corp 駆動制御装置、電気光学装置、電子機器および駆動制御方法
JP6233047B2 (ja) * 2014-01-22 2017-11-22 セイコーエプソン株式会社 映像処理回路、映像処理方法、電気光学装置及び電子機器
KR20180066330A (ko) * 2016-12-07 2018-06-19 삼성디스플레이 주식회사 표시 장치 및 그의 구동 방법

Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0634965A (ja) 1992-07-20 1994-02-10 Toshiba Corp アクティブマトリクス型液晶表示装置
US20070063947A1 (en) * 2005-09-16 2007-03-22 Samsung Electronics Co., Ltd. Method for driving liquid crystal display and apparatus employing the same
US20080018630A1 (en) * 2006-07-18 2008-01-24 Yusuke Fujino Liquid crystal display device, liquid crystal display and method of driving liquid crystal display device
JP2009069608A (ja) 2007-09-14 2009-04-02 Sanyo Electric Co Ltd 液晶プロジェクタ
US20090153743A1 (en) 2007-12-18 2009-06-18 Sony Corporation Image processing device, image display system, image processing method and program therefor
US20090243983A1 (en) * 2008-03-27 2009-10-01 Sony Corporation Video signal processing circuit, display apparatus, liquid crystal display apparatus, projection type display apparatus and video signal processing method
US20110051006A1 (en) 2009-09-01 2011-03-03 Seiko Epson Corporation Video processing circuit, video processing method, liquid crystal display apparatus, and electronic apparatus

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6731257B2 (en) * 2001-01-22 2004-05-04 Brillian Corporation Image quality improvement for liquid crystal displays
JP2008096875A (ja) * 2006-10-16 2008-04-24 Infovision Optoelectronics Holdings Ltd アクティブマトリックス型液晶表示装置の駆動回路とアクティブマトリックス型液晶表示装置

Patent Citations (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0634965A (ja) 1992-07-20 1994-02-10 Toshiba Corp アクティブマトリクス型液晶表示装置
US20070063947A1 (en) * 2005-09-16 2007-03-22 Samsung Electronics Co., Ltd. Method for driving liquid crystal display and apparatus employing the same
US20080018630A1 (en) * 2006-07-18 2008-01-24 Yusuke Fujino Liquid crystal display device, liquid crystal display and method of driving liquid crystal display device
JP2009069608A (ja) 2007-09-14 2009-04-02 Sanyo Electric Co Ltd 液晶プロジェクタ
US20090153743A1 (en) 2007-12-18 2009-06-18 Sony Corporation Image processing device, image display system, image processing method and program therefor
JP2009169411A (ja) 2007-12-18 2009-07-30 Sony Corp 画像処理装置および画像表示システム
JP2009169412A (ja) 2007-12-18 2009-07-30 Sony Corp 画像処理装置および画像表示システム
US8411104B2 (en) 2007-12-18 2013-04-02 Sony Corporation Image processing device and image display system
US8452119B2 (en) 2007-12-18 2013-05-28 Sony Corporation Image processing device and image display system
US20090243983A1 (en) * 2008-03-27 2009-10-01 Sony Corporation Video signal processing circuit, display apparatus, liquid crystal display apparatus, projection type display apparatus and video signal processing method
US20110051006A1 (en) 2009-09-01 2011-03-03 Seiko Epson Corporation Video processing circuit, video processing method, liquid crystal display apparatus, and electronic apparatus
CN102005193A (zh) 2009-09-01 2011-04-06 精工爱普生株式会社 图像处理电路、其处理方法、液晶显示装置以及电子设备

Also Published As

Publication number Publication date
JP5370169B2 (ja) 2013-12-18
US20110176071A1 (en) 2011-07-21
JP2011145501A (ja) 2011-07-28
CN102129849B (zh) 2014-03-12
CN102129849A (zh) 2011-07-20

Similar Documents

Publication Publication Date Title
US8686978B2 (en) Video processing circuit, video processing method, liquid crystal display apparatus and electronic device
JP5229162B2 (ja) 映像処理回路、その処理方法、液晶表示装置および電子機器
JP5233920B2 (ja) 映像処理回路、その処理方法、液晶表示装置および電子機器
JP5381807B2 (ja) 映像処理回路、その処理方法、液晶表示装置および電子機器
JP5598014B2 (ja) 映像処理回路、その処理方法、液晶表示装置および電子機器
US10250780B2 (en) Video processing method, video processing circuit, liquid crystal display, and electronic apparatus
US8497829B2 (en) Video processing circuit, liquid crystal display device, electronic apparatus, and video processing method
JP5556234B2 (ja) 映像処理回路、その処理方法、液晶表示装置および電子機器
US9142175B2 (en) Liquid crystal pixel correction using pixel boundary detection
US8081284B2 (en) Video processing circuit, liquid crystal display device, electronic apparatus, and video processing method
JP5454092B2 (ja) 映像処理回路、その処理方法、液晶表示装置および電子機器
JP2011170236A (ja) 映像処理回路、その処理方法、液晶表示装置および電子機器
US9514700B2 (en) Signal processing device, liquid crystal apparatus, electronic equipment, and signal processing method
JP5574000B2 (ja) 信号処理装置、液晶表示装置、電子機器および信号処理方法
JP5510580B2 (ja) 信号処理装置、信号処理方法、液晶表示装置および電子機器
JP2014219686A (ja) 映像処理回路、その処理方法、液晶表示装置および電子機器

Legal Events

Date Code Title Description
AS Assignment

Owner name: SEIKO EPSON CORPORATION, JAPAN

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:IISAKA, HIDEHITO;HOSAKA, HIROYUKI;REEL/FRAME:025624/0823

Effective date: 20110105

STCF Information on status: patent grant

Free format text: PATENTED CASE

MAFP Maintenance fee payment

Free format text: PAYMENT OF MAINTENANCE FEE, 4TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1551)

Year of fee payment: 4

MAFP Maintenance fee payment

Free format text: PAYMENT OF MAINTENANCE FEE, 8TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1552); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

Year of fee payment: 8