US7301315B2 - Power supplying method and apparatus including buffer circuit to control operation of output driver - Google Patents

Power supplying method and apparatus including buffer circuit to control operation of output driver Download PDF

Info

Publication number
US7301315B2
US7301315B2 US11/029,723 US2972305A US7301315B2 US 7301315 B2 US7301315 B2 US 7301315B2 US 2972305 A US2972305 A US 2972305A US 7301315 B2 US7301315 B2 US 7301315B2
Authority
US
United States
Prior art keywords
output
circuit
transistor
current
voltage
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
US11/029,723
Other languages
English (en)
Other versions
US20050151527A1 (en
Inventor
Ippei Noda
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Ricoh Electronic Devices Co Ltd
Original Assignee
Ricoh Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Ricoh Co Ltd filed Critical Ricoh Co Ltd
Assigned to RICOH COMPANY, LTD. reassignment RICOH COMPANY, LTD. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: NODA, IPPEI
Publication of US20050151527A1 publication Critical patent/US20050151527A1/en
Application granted granted Critical
Publication of US7301315B2 publication Critical patent/US7301315B2/en
Assigned to RICOH ELECTRONIC DEVICES CO., LTD. reassignment RICOH ELECTRONIC DEVICES CO., LTD. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: RICOH COMPANY, LTD.
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • G—PHYSICS
    • G05—CONTROLLING; REGULATING
    • G05F—SYSTEMS FOR REGULATING ELECTRIC OR MAGNETIC VARIABLES
    • G05F3/00—Non-retroactive systems for regulating electric variables by using an uncontrolled element, or an uncontrolled combination of elements, such element or such combination having self-regulating properties
    • G05F3/02—Regulating voltage or current
    • G05F3/08—Regulating voltage or current wherein the variable is dc
    • G05F3/10—Regulating voltage or current wherein the variable is dc using uncontrolled devices with non-linear characteristics
    • G05F3/16—Regulating voltage or current wherein the variable is dc using uncontrolled devices with non-linear characteristics being semiconductor devices
    • G05F3/20—Regulating voltage or current wherein the variable is dc using uncontrolled devices with non-linear characteristics being semiconductor devices using diode- transistor combinations
    • G05F3/24—Regulating voltage or current wherein the variable is dc using uncontrolled devices with non-linear characteristics being semiconductor devices using diode- transistor combinations wherein the transistors are of the field-effect type only
    • G05F3/242—Regulating voltage or current wherein the variable is dc using uncontrolled devices with non-linear characteristics being semiconductor devices using diode- transistor combinations wherein the transistors are of the field-effect type only with compensation for device parameters, e.g. channel width modulation, threshold voltage, processing, or external variations, e.g. temperature, loading, supply voltage

Definitions

  • the present invention relates to a power supply circuit.
  • the present invention relates to a power supply circuit that employs a series regulator, and quickly responds to steep changes in load current so that changes in output voltage can be reduced.
  • Some background power supply circuits use a series regulator.
  • the series regulator has a relatively low efficiency due to a relatively large power consumption of a transistor when electric power is applied to a load that consumes a relatively large current.
  • the series regulator is capable of easily raising an output voltage and quickly responding to variations in an input voltage and a load fluctuation.
  • the series regulator has a relatively high stability of the output voltage.
  • FIG. 1 a schematic circuit configuration of a background power supply circuit 100 that uses a series regulator is described.
  • the background power supply circuit 100 includes a reference voltage regulator 101 , resistors Ra and Rb, an error amplifier 102 and an output driver transistor Me.
  • the reference voltage regulator 101 generates and outputs a given reference voltage VrA.
  • the resistors Ra and Rb detect and divide an output voltage Vout to generate and output a divided voltage VdA.
  • the error amplifier 102 includes n-channel metal oxide semiconductor (hereinafter referred to as “NMOS”) transistors Ma and Mb, p-channel metal oxide semiconductor (hereinafter referred to as “PMOS”) transistors Mc and Md, and a constant current source ia, and compares the divided voltage VdA and the reference voltage VrA.
  • NMOS n-channel metal oxide semiconductor
  • PMOS p-channel metal oxide semiconductor
  • the output driver transistor Me performs operations controlled by the error amplifier 102 .
  • the error amplifier 102 controls the output driver transistor Me to make the divided voltage VdA equal to the reference voltage VrA, thereby stabilizing the output voltage Vout in a condition that a constant current is supplied to a load 110 .
  • the output voltage Vout rises.
  • An increased amount of the output voltage Vout is divided by the resistors Ra and Rb to generate and output the divided voltage VdA.
  • the divided voltage VdA is fed back to the NMOS transistor Mb of the error amplifier 102 , which turns on the NMOS transistor Mb.
  • the output driver transistor Me is controlled to adjust the divided voltage VdA to become equal to the reference voltage VrA so that the operation state may become steady, thereby stabilizing the output voltage Vout.
  • the output voltage Vout drops.
  • the reduced amount of the output voltage Vout is divided by the resistors Ra and Rb to generate and output a divided voltage VdA.
  • the divided voltage VdA is fed back to the NMOS transistor Mb of the error amplifier 102 , which turns off the NMOS transistor Mb.
  • the output driver transistor Me is controlled to adjust the divided voltage VdA to become equal to the reference voltage VrA so that the operation state may become steady, thereby stabilizing the output voltage Vout.
  • the PMOS transistor Mc when the output current iout rapidly decreases, the PMOS transistor Mc is allowed to immediately charge an electric charge to be stored in a capacitor parasitic at a gate of the output driver transistor Me so as to stabilize the output voltage Vout.
  • a current supply capacity of the constant current source ia is increased. This allows a large amount of constant current to flow to the error amplifier 102 , which increases consumption current of the power supply circuit 100 .
  • FIG. 2 a schematic circuit configuration of a background power supply circuit 100 a that uses a series regulator is described.
  • the background power supply circuit 100 a includes a reference voltage regulator 111 , resistors Rc and Rd, an error amplifier 112 and an output driver transistor Mj.
  • the reference voltage regulator 111 generates and outputs a given reference voltage VrB.
  • the resistors Rc and Rd detect and divide an output voltage Vout to generate and output a divided voltage VdB.
  • the error amplifier 112 includes PMOS transistors Mf and Mg, NMOS transistors Mh and Mi, and a constant current source ib, for comparing the divided voltage VdB and the reference voltage VrB.
  • the NMOS transistors Mh and Mi form a current mirror circuit.
  • the output driver transistor Mj performs operations controlled by the error amplifier 112 .
  • the error amplifier 112 controls the output driver transistor Mj to make the divided voltage VdB equal to the reference voltage VrB, thereby stabilizing the output voltage Vout in a condition that a constant current is supplied to a load 110 .
  • the output voltage Vout falls. A reduced amount of the output voltage Vout is divided by the resistors Rc and Rd to generate and output the divided voltage VdB. The divided voltage VdB is fed back to the PMOS transistor Mg of the error amplifier 112 , which turns on the PMOS transistor Mg.
  • NMOS transistors Mh and Mi form the current mirror circuit, a total amount of current supplied from the NMOS transistors Mh and Mi becomes larger than an amount of current supplied from the constant current source ib. Subsequently, a gate voltage of the output driver transistor Mj becomes smaller by an excess amount of current supplied from the NMOS transistors Mh and Mi. This turns on the output driver transistor Mj, with the result that the output voltage Vout rises.
  • the output driver transistor Mj is controlled to adjust the divided voltage VdB to become equal to the reference voltage VrB so that the operation state may become steady, thereby stabilizing the output voltage Vout.
  • the output voltage Vout rises.
  • the increased amount of the output voltage Vout is divided by the resistors Rc and Rd to generate and output a divided voltage VdB.
  • the divided voltage VdB is fed back to the PMOS transistor Mg of the error amplifier 112 , which turns off the PMOS transistor Mg.
  • a total amount of current supplied from the NMOS transistors Mh and Mi becomes smaller than the amount of current supplied from the constant current source ib.
  • a difference of amount between the output driver transistor Mj and the NMOS transistors Mh and Mi may be a trigger to turn off the output driver transistor Mj, with the result that the output voltage Vout falls.
  • the output driver transistor Mj is controlled to adjust the divided voltage VdB to become equal to the reference voltage VrB so that the operation state may become steady, thereby stabilizing the output voltage Vout.
  • the NMOS transistor Mh when the output current iout rapidly increases, the NMOS transistor Mh is allowed to immediately discharge an electric charge stored in a parasitic capacitor at a gate of the output driver transistor Mj so as to stabilize the output voltage Vout.
  • the output voltage Vout needs longer time to be stabilized, because the operation depends on the constant current source ib when charging an electric charge into the parasitic capacitor at the gate of the output driver transistor Mj.
  • a current supply capacity of the constant current source ib needs to be increased. This, however, allows a large amount of constant current to flow to the error amplifier 112 , which increases consumption current of the power supply circuit 100 a.
  • FIG. 3 a schematic circuit configuration of a background power supply circuit 100 b is described.
  • the background power supply circuit 100 b of FIG. 3 uses a technique in which a constant voltage power source provided in the background power supply circuit 100 b controls the output voltage to have a relatively fast speed of response.
  • the background power supply circuit 100 b includes a current supply circuit 130 , a current attraction circuit 140 and a feedback voltage power supply 150 .
  • the current supply circuit 130 and the current attraction circuit 140 are connected at a voltage output terminal TO of the feedback voltage power supply 150 .
  • the current supply circuit 130 includes a voltage source 131 , a current source 132 , a first diode 133 and a second diode 134 .
  • the voltage source 131 generates an output voltage VL that is smaller than a working voltage of the voltage output terminal TO.
  • the first diode 133 has a cathode connected to the voltage output terminal TO.
  • the second diode 134 has a cathode connected to the voltage source 131 .
  • the current source 132 has a current output terminal that is connected to a connecting point of an anode of the first diode 133 and an anode of the second diode 134 .
  • the current attraction circuit 140 includes a voltage source 141 , a current source 142 , a third diode 143 and a fourth diode 144 .
  • the voltage source 141 generates an output voltage VH that is larger than a working voltage of the voltage output terminal TO.
  • the third diode 143 has an anode connected to the voltage output terminal TO.
  • the fourth diode 144 has an anode connected to the voltage source 141 .
  • the current source 142 has a current output terminal that is connected to a connecting point of a cathode of the third diode 143 and a cathode of the fourth diode 144 .
  • the background power supply circuit 100 b generally maintains a relationship that an output voltage Vo of the voltage output terminal TO is smaller than the output voltage VH of the voltage source 131 and is larger than the output voltage VL of the voltage source 141 .
  • the relationship may be described in a relational expression of VH>Vo>VL.
  • the current source 132 When the output voltage Vo of the voltage output terminal TO decreases, the output voltage Vo becomes smaller than the output voltage VL. At this time, the current source 132 generates a current and supplies the current to the voltage output terminal TO to prevent the output voltage Vo from becoming smaller than the output voltage VL.
  • the current source 142 draws a current from the voltage output terminal TO to prevent the output voltage Vo from becoming larger than the output voltage VH.
  • the background power supply circuits 100 and 100 a as shown in FIGS. 1 and 2 cause a delay in a response with respect to a rapid change of the output current.
  • a logic circuit such as a central processing unit (CPU)
  • an output driver transistor having a large current supply capacity may be needed. If such output driver transistor is employed, the speed of response may be reduced as a gate capacity of the output driver transistor increases. A delay in a speed of response may cause substantial variations of an output voltage, which may result in a malfunction of the logic circuit serving as a load.
  • the constant current source ia of FIG. 1 and the constant current source ib of FIG. 2 need to have a large electric current supply capacity, directing to an increase of the consumption current.
  • the background power supply circuit 100 b controls the current sources 132 and 142 to maintain the relationship that the output voltage Vo of the voltage output terminal TO is smaller than the output voltage VH and is larger than the output voltage VL. While the relationship is maintained, the current sources 132 and 142 keep operating, consuming the current to increase an amount of consumption current, which substantially lowers a power supply efficiency.
  • the present patent specification describes a novel power supply circuit capable of quickly responding to variations of an output voltage and effectively maintaining a speed of response to a load current.
  • the present patent specification describes a novel method of power supplying capable of quickly responding to variations of an output voltage and effectively maintaining a speed of response to a load current.
  • a novel power supply circuit includes an output driver transistor, a reference voltage generator circuit, an output voltage detector circuit, an amplifier circuit, and a buffer circuit.
  • the output driver transistor is configured to output a current in accordance with a first control signal input thereto.
  • the reference voltage generator circuit is configured to generate and output a predetermined reference voltage.
  • the output voltage detector circuit is configured to detect an output voltage and to output a divided voltage generated based on the output voltage.
  • the amplifier circuit has a first polarity and a second polarity opposite to the first polarity and is configured to compare the predetermined reference voltage and the divided voltage and to output a second control signal.
  • the buffer circuit is configured to receive the second control signal output by the amplifier circuit and to control the operation of the output driver transistor in accordance with the second control signal.
  • the buffer circuit includes a first transistor having an output terminal which is grounded, and a second transistor being a load of the first transistor. The first and second transistors have a polarity same as the second polarity of the amplifier circuit.
  • the amplifier circuit may include a first amplifier configured to output a first output signal.
  • the first amplifier may include a differential pair including a first pair of MOS transistors, a current mirror circuit including a second pair of MOS transistors and being a load of the differential pair, and a constant current source configured to supply a current to drive the differential pair and the current mirror circuit.
  • the amplifier circuit may further include a second amplifier configured to amplify the first output signal output by the first amplifier and to output a second output signal.
  • the output driver transistor may include a MOS transistor.
  • the first transistor of the buffer circuit may have a drain grounded and a gate connected to an output terminal of the amplifying circuit.
  • the second transistor of the buffer circuit may be a transistor forming the current mirror circuit with the current mirror circuit of the amplifying circuit.
  • This specification also describes novel power supplying methodologies.
  • a novel method for supplying power includes the steps of providing an output driver transistor, arranging an amplifier circuit having a first polarity and a second polarity opposite to the first polarity, providing a buffer circuit having first and second transistors having a polarity same as the second polarity of the amplifier circuit, generating a current in accordance with a control signal input to the output driver transistor, generating a predetermined reference voltage, obtaining a divided voltage based on the output voltage, comparing the predetermined reference voltage and the divided voltage in the amplifying circuit, outputting a comparison result to the buffer circuit, generating the control signal based on a comparison result, outputting the control signal to the output driver transistor, and controlling the current in accordance with the control signal.
  • the comparing step may include generating a first output signal based on the comparison result.
  • the comparing step may further include amplifying the first output signal to generate a second output signal.
  • FIG. 1 is a schematic circuit configuration of a background power supply circuit
  • FIG. 2 is a schematic circuit configuration of another background power supply circuit
  • FIG. 3 is a schematic circuit configuration of another background power supply circuit
  • FIG. 4 is a schematic circuit configuration of a power supply circuit of an exemplary embodiment according to the present patent specification
  • FIG. 5 is a schematic circuit configuration of a power supply circuit modified based on the power supply circuit of FIG. 4 ;
  • FIG. 6 is a schematic circuit configuration of a power supply circuit alternative to the power supply circuit of FIG. 4 ;
  • FIG. 7 is a schematic circuit configuration of a power supply circuit modified based on the power supply circuit of FIG. 6 .
  • FIG. 4 a schematic circuit configuration of a power supply circuit 1 is described according to an exemplary embodiment of the present patent specification.
  • FIG. 4 a schematic circuit configuration of a power supply circuit 1 according to an exemplary embodiment of the present invention is now described.
  • the power supply circuit 1 of FIG. 4 is a series regulator in which a power supply voltage Vdd input through an input terminal IN is converted to a predetermined voltage to output as an output voltage Vout via an output terminal OUT.
  • the power supply circuit 1 includes a reference voltage generator 2 , resistors R 1 and R 2 , an error amplifier 3 , a buffer circuit 4 , and an output driver transistor M 5 .
  • the reference voltage generator 2 serves as a reference voltage generator circuit part.
  • the reference voltage generator 2 generates and outputs a predetermined reference voltage Vr 1 .
  • the resistors R 1 and R 2 detect and divide the output voltage Vout to generate and output a divided voltage Vd 1 .
  • the error amplifier 3 compares the divided voltage Vd 1 and the reference voltage Vr 1 , and outputs the comparison result.
  • the error amplifier 3 controls the buffer circuit 4 , which controls the output driver transistor M 5 .
  • the error amplifier 3 includes NMOS transistors Ml and M 2 that form a differential pair, PMOS transistors M 3 and M 4 that form a current mirror circuit having a polarity opposite to the differential pair, and a constant current source i 1 that supplies a current to the NMOS transistors M 1 and M 2 and the PMOS transistors M 3 and M 4 .
  • the NMOS transistors M 1 and M 2 have respective sources connected to each other at their connecting point.
  • the constant current source i 1 is connected between the connecting point of the NMOS transistors M 1 and M 2 and a ground voltage.
  • the reference voltage Vr 1 is input to a gate of the NMOS transistor M 1
  • the divided voltage Vd 1 is input to a gate of the NMOS transistor M 2 .
  • the PMOS transistors M 3 and M 4 have respective sources connected to the power supply voltage Vdd, and respective gates connected to each other at their connecting point.
  • the connecting point of the PMOS transistors M 3 and M 4 is connected to a drain of the PMOS transistor M 4 .
  • the drain of the PMOS transistor M 3 is connected to the drain of the NMOS transistor M 1 .
  • the drain of the PMOS transistor M 4 is connected to the drain of the NMOS transistor M 2 .
  • the buffer circuit 4 includes PMOS transistors M 6 and M 7 having a polarity same as the polarity of the PMOS transistors M 3 and M 4 , and controls the output driver transistor M 5 in accordance with the comparison result of the error amplifier 3 .
  • the PMOS transistor M 6 forms a first transistor
  • the PMOS transistor M 7 forms a second transistor.
  • the PMOS transistors M 6 and M 7 are serially connected between the power supply voltage Vdd and the ground voltage.
  • a gate of the PMOS transistor M 6 is connected to a connecting point of the NMOS transistor M 1 and the PMOS transistor M 3 .
  • the connecting point of the NMOS transistor M 1 and the PMOS transistor M 3 is one of the outputs of the error amplifier 3 .
  • a gate of the PMOS transistor M 7 is connected to a connecting point of the NMOS transistor M 2 and the PMOS transistor M 4 .
  • the connecting point of the NMOS transistor M 2 and the PMOS transistor M 4 is another of the outputs of the error amplifier 3 .
  • the output driver transistor M 5 is connected between the input terminal IN inputting the power supply voltage Vdd and an output terminal OUT.
  • the output driver transistor MS outputs a current in accordance with a control signal input from the input terminal IN to the output terminal OUT.
  • the resistors R 1 and R 2 are serially connected between the output terminal OUT and the ground voltage.
  • a gate of the output driver transistor M 5 is connected to a connecting point of the PMOS transistors M 6 and M 7 .
  • a connecting point of the resistors R 1 and R 2 is connected to the gate of NMOS transistor M 2 .
  • a substrate gate of the PMOS transistor M 6 is connected to a source of the PMOS transistor M 6 .
  • a load 10 is connected between the output terminal OUT and a ground voltage.
  • the error amplifier 3 and the buffer circuit 4 in the steady operation state, control the output driver transistor M 5 to make the divided voltage Vd 1 equal to the reference voltage Vr 1 , thereby stabilizing the output voltage Vout in a condition that a constant current is supplied to the load 10 .
  • the PMOS transistors M 3 and M 4 form a current mirror circuit.
  • the power supply circuit 1 discharges a stored electric charge by an amount of current of the PMOS transistors M 3 and M 4 reduced as described above, from a capacitor of the gate of the PMOS transistor M 6 , which turns on the PMOS transistor M 6 .
  • a chip of the PMOS transistor M 6 can be smaller than that of the output driver transistor M 5 . This may give a relatively small impact on a speed of response of the output voltage even when the current output from the constant current source i 1 is relatively small. Moreover, the PMOS transistor M 7 forms a current mirror circuit with the PMOS transistor M 4 . Therefore, a current output by the PMOS transistor M 7 may be decreased.
  • a discharge of the electric charge of the PMOS transistor M 6 and a reduction of current amount of the PMOS transistor M 7 may trigger a decrease of amount of the electric charge of a gate capacity of the output driver transistor M 5 .
  • the steady current of the power supply circuit 1 is determined based on the current supplied by the constant current source i 1 .
  • the PMOS transistor M 7 forms a current circuit with the PMOS transistors M 3 and M 4 . Therefore, even when variations in a quality of transistors occur in the process of manufacturing the transistors, substantial increase of a steady current and steep deterioration of response characteristics may be prevented.
  • the power supply circuit 1 uses two MOS transistors, which are the PMOS transistors M 6 and M 7 , to realize a circuit controlling the output driver transistor M 5 to charge and discharge at a high speed the gate capacity of the output driver transistor M 5 .
  • the power supply circuit 1 may be arranged without a large increase of chip area. Further, the power supply circuit 1 may consume relatively low power, and have a relatively small adverse effect due to variations in quality of transistors occurring in a manufacturing process of transistors. Thereby, the power supply circuit 1 can quickly respond to rapid changes in a load current.
  • the power supply circuit 1 may be provided with a plurality of common source amplification stages.
  • FIG. 5 a schematic circuit configuration of a power supply circuit 1 a is described.
  • the circuit configuration of FIG. 5 is a modified circuit configuration of FIG. 4 .
  • the same elements as those of FIG. 4 are referred to by the same numerals, and a description thereof is omitted.
  • the following description is given of a difference between the power supply circuit 1 of FIG. 4 and the power supply circuit 1 a of FIG. 5 .
  • the power supply circuit la of FIG. 5 has a circuit configuration basically similar to the power supply circuit 1 , except for an amplifier circuit 5 .
  • the amplifier circuit 5 is a common source amplifier in addition to the error amplifier 3 and is provided between the error amplifier 3 and the buffer circuit 4 .
  • the amplifier circuit 5 includes a PMOS transistor M 8 and a constant current source i 10 to amplify an output signal generated by the error amplifier 3 and output the output signal to the buffer circuit 4 .
  • the PMOS transistor M 8 and the constant current source i 10 are serially connected between a power supply voltage Vdd and a ground voltage.
  • a gate of the PMOS transistor M 8 is connected to a connecting point of the NMOS transistor M 2 and the PMOS transistor M 4 .
  • the connecting point of the NMOS transistor M 2 and the PMOS transistor M 4 is an output of the error amplifier 3 .
  • the connecting point of the PMOS transistor M 8 and the constant current source i 10 is connected to a gate of the PMOS transistor M 6 .
  • the power supply circuit 1 a of FIG. 5 can provide the same effect as the power supply circuit 1 of FIG. 4 . That is, the power supply circuit 1 a including the two MOS transistors, the PMOS transistors M 6 and M 7 , can control the output driver transistor M 5 to charge and discharge at a high speed the gate capacity of the output driver transistor M 5 .
  • the power supply circuit 1 a may be formed without a large increase of chip area, consume relatively low power, and have a relatively small adverse effect due to variations in quality of transistors occurring in a manufacturing process of transistors. Thereby, the power supply circuit 1 can quickly respond to rapid changes in a load current.
  • FIG. 6 a schematic circuit configuration of a power supply circuit 1 b according to another exemplary embodiment of the present invention is now described.
  • FIG. 6 The circuit configuration of FIG. 6 is based on the circuit configuration of FIG. 4 .
  • the same elements as those of FIG. 4 are referred to by the same numerals, and a description thereof is omitted.
  • the circuit configuration and function of the power supply circuit 1 b of FIG. 6 are basically similar to those of the power supply circuit 1 of FIG. 4 , except for an error amplifier 3 a and a buffer circuit 4 a.
  • the error amplifier 3 a compares a divided voltage Vd 1 and a reference voltage Vr 1 , and outputs the comparison result.
  • the error amplifier 3 a controls the buffer circuit 4 a , which controls the output driver transistor M 5 .
  • the error amplifier 3 a includes PMOS transistors M 11 and M 12 that form a differential pair, NMOS transistors M 13 and M 14 that form a current mirror circuit having a polarity opposite to the differential pair, and a constant current source i 2 that supplies a current to the PMOS transistors M 11 and M 12 and the NMOS transistors M 13 and M 14 .
  • the PMOS transistors M 11 and M 12 have respective sources connected to each other at their connecting point.
  • the constant current source i 2 is connected between the connecting point of the PMOS transistors M 11 and M 12 and the power supply voltage Vdd.
  • the reference voltage Vr 1 is input to a gate of the PMOS transistor M 11
  • the divided voltage Vd 1 is input to a gate of the PMOS transistor M 12 .
  • the NMOS transistors M 13 and M 14 have respective sources connected to a ground voltage, and respective gates connected to each other at their connecting point.
  • the connecting point of the NMOS transistors M 13 and M 14 is connected to a drain of the NMOS transistor M 14 .
  • the drain of the NMOS transistor M 13 is connected to the drain of the PMOS transistor M 11 .
  • the drain of the NMOS transistor M 14 is connected to the drain of the PMOS transistor M 12 .
  • the buffer circuit 4 a includes NMOS transistors M 16 and M 17 having a polarity same as the NMOS transistors M 13 and M 14 , and controls the output driver transistor M 5 in accordance with the comparison result of the error amplifier 3 a.
  • the NMOS transistors M 16 and M 17 are serially connected between the power supply voltage Vdd and the ground voltage.
  • a gate of the NMOS transistor M 16 is connected to a connecting point of the PMOS transistor M 11 and the NMOS transistor M 13 .
  • the connecting point of the PMOS transistor M 11 and the NMOS transistor M 13 is one of the outputs of the error amplifier 3 a .
  • a gate of the NMOS transistor M 17 is connected to a connecting point of the PMOS transistor M 12 and the NMOS transistor M 14 .
  • the connecting point of the PMOS transistor M 12 and the NMOS transistor M 14 is another of the outputs ends of the error amplifier 3 a.
  • the output driver transistor M 5 is connected between the input terminal IN inputting the power supply voltage Vdd and an output terminal OUT.
  • the output driver transistor M 5 outputs a current in accordance with a control signal input from the input terminal IN to the output terminal OUT.
  • the resistors R 1 and R 2 are serially connected between the output terminal OUT and the ground voltage.
  • a gate of the output driver transistor M 5 is connected to the connecting point of the NMOS transistors M 16 and M 17 .
  • a connecting point of the resistors R 1 and R 2 is connected to the gate of PMOS transistor M 12 .
  • a substrate gate of the NMOS transistor M 16 is connected to a source of the NMOS transistor M 16 .
  • the error amplifier 3 a and the buffer circuit 4 a in the steady operational state, control the output driver transistor M 5 to make the divided voltage Vd 1 equal to the reference voltage Vr 1 , thereby stabilizing the output voltage Vout in a condition that a constant current is supplied to a load 10 .
  • the NMOS transistors M 13 and M 14 form a current mirror circuit.
  • the power supply circuit 1 b charges an electric charge by an amount of current of the NMOS transistors M 13 and M 14 reduced as described above, to a capacitor of the gate of the NMOS transistor M 16 , which turns on the NMOS transistor M 16 .
  • a chip of the NMOS transistor M 16 can be smaller than that of the output driver transistor M 5 . This may give a relatively small impact on a speed of response of the output voltage even when the current output from the constant current source i 2 is relatively small. Moreover, the NMOS transistor M 17 forms a current mirror circuit with the NMOS transistor M 14 . Therefore, a current output by the NMOS transistor M 17 may be decreased.
  • a charge of the electric charge of the NMOS transistor M 16 and a reduction of current amount of the NMOS transistor M 17 may trigger an increase of amount of the electric charge to be stored in a gate capacity of the output driver transistor M 5 .
  • the steady current of the power supply circuit 1 b is determined based on the current supplied by the constant current source i 2 .
  • the NMOS transistor M 17 forms a current circuit with the NMOS transistors M 13 and M 14 . Therefore, even when variations in quality of transistors in a process of manufacturing the transistors, substantial increase of a steady current and steep deterioration of response characteristics may be prevented.
  • the power supply circuit 1 b uses two MOS transistors, which are NMOS transistors M 16 and M 17 , to realize a circuit controlling the output driver transistor M 5 to charge and discharge at a high speed the gate capacity of the output driver transistor M 5 .
  • the power supply circuit 1 b may be arranged without a large increase of chip area. Further, the power supply circuit 1 b may consume relatively low power, and have a relatively small adverse effect due to variations in quality of transistors occurring in a manufacturing process of transistors. Thereby, the power supply circuit 1 b can quickly respond to rapid changes in a load current.
  • the power supply circuit 1 b of FIG. 5 may be provided with a plurality of common source amplification stages.
  • FIG. 7 a schematic circuit configuration of a power supply circuit 1 c is described.
  • the circuit configuration of FIG. 7 is a modified circuit configuration of FIG. 6 .
  • the same elements as those of FIG. 6 are referred to by the same numerals, and a description thereof is omitted.
  • the following description is given of a difference between the power supply circuit 1 b of FIG. 6 and the power supply circuit 1 c of FIG. 7 .
  • the power supply circuit 1 c of FIG. 7 has a circuit configuration basically similar to the power supply circuit 1 b , except for an amplifier circuit 5 a.
  • the amplifier circuit 5 a is a common source amplifier in addition to the error amplifier 3 a and is arranged between the error amplifier 3 a and the buffer circuit 4 a .
  • the amplifier circuit 5 a includes a NMOS transistor M 18 and a constant current source i 20 to amplify an output signal generated by the error amplifier 3 a and output the output signal to the buffer circuit 4 a.
  • the NMOS transistor M 18 and the constant current source i 20 are serially connected between a power supply voltage Vdd and a ground voltage.
  • a gate of the NMOS transistor M 18 is connected to a connecting point of the PMOS transistor M 12 and the NMOS transistor M 14 .
  • the connecting point of the PMOS transistor M 12 and the NMOS transistor M 14 is an output of the error amplifier 3 a .
  • the connecting point of the NMOS transistor M 18 and the constant current source i 20 is connected to a gate of the NMOS transistor M 16 .
  • the power supply circuit 1 c of FIG. 7 can provide the same effect as the power supply circuit 1 b of FIG. 6 .
  • the power supply circuit 1 c including the two MOS transistors, the NMOS transistors M 16 and M 17 , can control the output driver transistor M 5 to charge and discharge at a high speed the gate capacity of the output driver transistor M 5 .
  • the power supply circuit 1 c may be formed without a large increase of chip area, consumes relatively low power, and has a relatively small adverse effect due to variations in quality of transistors occurring in a manufacturing process of transistors. Thereby, the power supply circuit 1 c can quickly respond to rapid changes in a load current.

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Physics & Mathematics (AREA)
  • Nonlinear Science (AREA)
  • Electromagnetism (AREA)
  • General Physics & Mathematics (AREA)
  • Radar, Positioning & Navigation (AREA)
  • Automation & Control Theory (AREA)
  • Continuous-Control Power Sources That Use Transistors (AREA)
US11/029,723 2004-01-05 2005-01-05 Power supplying method and apparatus including buffer circuit to control operation of output driver Expired - Fee Related US7301315B2 (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP2004000446A JP4402465B2 (ja) 2004-01-05 2004-01-05 電源回路
JP2004-000446 2004-01-05

Publications (2)

Publication Number Publication Date
US20050151527A1 US20050151527A1 (en) 2005-07-14
US7301315B2 true US7301315B2 (en) 2007-11-27

Family

ID=34737105

Family Applications (1)

Application Number Title Priority Date Filing Date
US11/029,723 Expired - Fee Related US7301315B2 (en) 2004-01-05 2005-01-05 Power supplying method and apparatus including buffer circuit to control operation of output driver

Country Status (2)

Country Link
US (1) US7301315B2 (ja)
JP (1) JP4402465B2 (ja)

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20080012543A1 (en) * 2006-07-13 2008-01-17 Takaaki Negoro Voltage regulator
US20110156673A1 (en) * 2009-12-30 2011-06-30 Chul Kim Internal power generating circuit and semiconductor device including the same
US20120235751A1 (en) * 2011-03-16 2012-09-20 Ricoh Company, Ltd. Semiconductor device
US8471548B2 (en) 2009-10-27 2013-06-25 Ricoh Company, Ltd. Power supply circuit configured to supply stabilized output voltage by avoiding offset voltage in error amplifier
US20180136679A1 (en) * 2015-05-26 2018-05-17 Sony Corporation Regulator circuit and control method

Families Citing this family (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP4847207B2 (ja) * 2006-05-09 2011-12-28 株式会社リコー 定電圧回路
JP5128856B2 (ja) * 2007-06-13 2013-01-23 新日本無線株式会社 定電圧電源回路
TW200903988A (en) * 2007-07-03 2009-01-16 Holtek Semiconductor Inc Low drop-out voltage regulator with high-performance linear and load regulation
JP5522818B2 (ja) * 2007-12-18 2014-06-18 フリースケール セミコンダクター インコーポレイテッド 増幅回路
JP5047815B2 (ja) 2008-01-11 2012-10-10 株式会社リコー 過電流保護回路及びその過電流保護回路を備えた定電圧回路
CN102354246B (zh) * 2011-10-28 2013-07-17 电子科技大学 一种有源箝位电路
JP2013097551A (ja) * 2011-10-31 2013-05-20 Seiko Instruments Inc 定電流回路及び基準電圧回路
CN104049668B (zh) * 2014-07-11 2015-12-09 南京芯力微电子有限公司 低压差线性稳压器
KR20160068562A (ko) * 2014-12-05 2016-06-15 에스케이하이닉스 주식회사 증폭 성능을 향상시킬 수 있는 버퍼 회로
CN105334900B (zh) * 2015-11-19 2016-11-30 成都华微电子科技有限公司 快速瞬态响应低压差线性稳压器
JP2018121243A (ja) * 2017-01-26 2018-08-02 東芝メモリ株式会社 放電回路及び半導体記憶装置
JP6902917B2 (ja) * 2017-04-25 2021-07-14 新日本無線株式会社 定電圧電源回路
JP2021141459A (ja) * 2020-03-05 2021-09-16 キオクシア株式会社 半導体装置
JP2021144411A (ja) 2020-03-11 2021-09-24 キオクシア株式会社 半導体装置及びメモリシステム
RU2741056C1 (ru) * 2020-09-01 2021-01-22 федеральное государственное бюджетное образовательное учреждение высшего образования «Донской государственный технический университет» (ДГТУ) Радиационно-стойкий и низкотемпературный операционный усилитель на комплементарных полевых транзисторах
CN114326890B (zh) * 2020-09-29 2023-04-07 圣邦微电子（北京）股份有限公司 电压调节电路

Citations (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5144518A (en) * 1989-10-23 1992-09-01 Mitsubishi Denki Kabushiki Kaisha Semiconductor integrated circuit
JPH10124159A (ja) 1996-10-18 1998-05-15 Advantest Corp 電圧印加回路
US5990742A (en) * 1997-11-26 1999-11-23 Fujitsu Limited Differential amplifier circuit
US6046577A (en) * 1997-01-02 2000-04-04 Texas Instruments Incorporated Low-dropout voltage regulator incorporating a current efficient transient response boost circuit
US6177811B1 (en) * 1995-06-06 2001-01-23 Kabushiki Kaisha Toshiba Semiconductor integrated circuit device
US6342814B1 (en) * 1999-08-10 2002-01-29 Oki Electric Industry Co., Ltd. Operational amplifier
US6407537B2 (en) * 1999-12-21 2002-06-18 Koninklijke Philips Electronics N.V. Voltage regulator provided with a current limiter
US6465994B1 (en) * 2002-03-27 2002-10-15 Texas Instruments Incorporated Low dropout voltage regulator with variable bandwidth based on load current
US6573694B2 (en) * 2001-06-27 2003-06-03 Texas Instruments Incorporated Stable low dropout, low impedance driver for linear regulators
US6897637B2 (en) * 2001-12-13 2005-05-24 Texas Instruments Incorporated Low drop-out voltage regulator with power supply rejection boost circuit
US7053597B2 (en) * 2003-01-23 2006-05-30 Via Technologies Inc. Regulator and related control method for preventing exceeding initial current by compensation current of additional current mirror
US7176753B2 (en) * 2004-01-23 2007-02-13 Ricoh Company, Ltd. Method and apparatus for outputting constant voltage
US7183852B2 (en) * 2004-04-12 2007-02-27 Ricoh Company, Ltd. Differential amplifying method and apparatus operable with a wide range input voltage

Patent Citations (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5144518A (en) * 1989-10-23 1992-09-01 Mitsubishi Denki Kabushiki Kaisha Semiconductor integrated circuit
US6177811B1 (en) * 1995-06-06 2001-01-23 Kabushiki Kaisha Toshiba Semiconductor integrated circuit device
JPH10124159A (ja) 1996-10-18 1998-05-15 Advantest Corp 電圧印加回路
US6046577A (en) * 1997-01-02 2000-04-04 Texas Instruments Incorporated Low-dropout voltage regulator incorporating a current efficient transient response boost circuit
US5990742A (en) * 1997-11-26 1999-11-23 Fujitsu Limited Differential amplifier circuit
US6342814B1 (en) * 1999-08-10 2002-01-29 Oki Electric Industry Co., Ltd. Operational amplifier
US6407537B2 (en) * 1999-12-21 2002-06-18 Koninklijke Philips Electronics N.V. Voltage regulator provided with a current limiter
US6573694B2 (en) * 2001-06-27 2003-06-03 Texas Instruments Incorporated Stable low dropout, low impedance driver for linear regulators
US6897637B2 (en) * 2001-12-13 2005-05-24 Texas Instruments Incorporated Low drop-out voltage regulator with power supply rejection boost circuit
US6465994B1 (en) * 2002-03-27 2002-10-15 Texas Instruments Incorporated Low dropout voltage regulator with variable bandwidth based on load current
US7053597B2 (en) * 2003-01-23 2006-05-30 Via Technologies Inc. Regulator and related control method for preventing exceeding initial current by compensation current of additional current mirror
US7176753B2 (en) * 2004-01-23 2007-02-13 Ricoh Company, Ltd. Method and apparatus for outputting constant voltage
US7183852B2 (en) * 2004-04-12 2007-02-27 Ricoh Company, Ltd. Differential amplifying method and apparatus operable with a wide range input voltage

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
Sedra and Smith, Microelectronic Circuits, Third Edition, 1991, Saunders College Publishing, pp. 455-456. *

Cited By (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20080012543A1 (en) * 2006-07-13 2008-01-17 Takaaki Negoro Voltage regulator
US7719242B2 (en) * 2006-07-13 2010-05-18 Ricoh Company, Ltd. Voltage regulator
US8471548B2 (en) 2009-10-27 2013-06-25 Ricoh Company, Ltd. Power supply circuit configured to supply stabilized output voltage by avoiding offset voltage in error amplifier
US20110156673A1 (en) * 2009-12-30 2011-06-30 Chul Kim Internal power generating circuit and semiconductor device including the same
US20120235751A1 (en) * 2011-03-16 2012-09-20 Ricoh Company, Ltd. Semiconductor device
US8624677B2 (en) * 2011-03-16 2014-01-07 Ricoh Company, Ltd Semiconductor device
US20180136679A1 (en) * 2015-05-26 2018-05-17 Sony Corporation Regulator circuit and control method
US10558232B2 (en) * 2015-05-26 2020-02-11 Sony Corporation Regulator circuit and control method

Also Published As

Publication number Publication date
JP2005196354A (ja) 2005-07-21
JP4402465B2 (ja) 2010-01-20
US20050151527A1 (en) 2005-07-14

Similar Documents

Publication Publication Date Title
US7301315B2 (en) Power supplying method and apparatus including buffer circuit to control operation of output driver
US7764113B2 (en) Output circuit
JP4744945B2 (ja) レギュレータ回路
US7592832B2 (en) Adjustable transistor body bias circuitry
JP4833652B2 (ja) レギュレータ回路およびそれを搭載した自動車
JP4833651B2 (ja) レギュレータ回路およびそれを搭載した自動車
US7977932B2 (en) Semiconductor integrated circuit device
JPH0265269A (ja) 電圧増幅器の出力電圧調整回路
US7928708B2 (en) Constant-voltage power circuit
US6163206A (en) Semiconductor integrated circuit device having recovery accelerator for changing bias circuit from standby mode without malfunction
US7724076B2 (en) Internal voltage generator of semiconductor integrated circuit
CN102096433A (zh) 内部电压发生器
US8085019B2 (en) Device for generating internal power supply voltage and method thereof
US20150188436A1 (en) Semiconductor Device
US8471548B2 (en) Power supply circuit configured to supply stabilized output voltage by avoiding offset voltage in error amplifier
KR101492717B1 (ko) 전압 생성 회로
US6353355B2 (en) Semiconductor device enabling high-speed generation of internal power-supply potential at the time of power on
EP0451870A2 (en) Reference voltage generating circuit
US20120013318A1 (en) Voltage down converter
US7863969B2 (en) Power supply voltage dropping circuit using an N-channel transistor output stage
JPH05114291A (ja) 基準電圧発生回路
US7626448B2 (en) Internal voltage generator
US7142045B2 (en) Circuit for generating internal voltage
US6677801B2 (en) Internal power voltage generating circuit of semiconductor device
JP4050567B2 (ja) 定電圧電源装置

Legal Events

Date Code Title Description
AS Assignment

Owner name: RICOH COMPANY, LTD., JAPAN

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:NODA, IPPEI;REEL/FRAME:016399/0147

Effective date: 20050114

FEPP Fee payment procedure

Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

FPAY Fee payment

Year of fee payment: 4

AS Assignment

Owner name: RICOH ELECTRONIC DEVICES CO., LTD., JAPAN

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:RICOH COMPANY, LTD.;REEL/FRAME:035011/0219

Effective date: 20141001

REMI Maintenance fee reminder mailed
LAPS Lapse for failure to pay maintenance fees
STCH Information on status: patent discontinuation

Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362

FP Lapsed due to failure to pay maintenance fee

Effective date: 20151127