US6329610B1 - Hybrid wiring board, semiconductor apparatus, flexible substrate, and fabrication method of hybrid wiring board - Google Patents
Hybrid wiring board, semiconductor apparatus, flexible substrate, and fabrication method of hybrid wiring board Download PDFInfo
- Publication number
- US6329610B1 US6329610B1 US09/088,095 US8809598A US6329610B1 US 6329610 B1 US6329610 B1 US 6329610B1 US 8809598 A US8809598 A US 8809598A US 6329610 B1 US6329610 B1 US 6329610B1
- Authority
- US
- United States
- Prior art keywords
- wiring
- layer
- face
- substrate
- wiring substrate
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Images
Classifications
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/46—Manufacturing multilayer circuits
- H05K3/4611—Manufacturing multilayer circuits by laminating two or more circuit boards
- H05K3/4614—Manufacturing multilayer circuits by laminating two or more circuit boards the electrical connections between the circuit boards being made during lamination
- H05K3/462—Manufacturing multilayer circuits by laminating two or more circuit boards the electrical connections between the circuit boards being made during lamination characterized by laminating only or mainly similar double-sided circuit boards
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/02—Details
- H05K1/11—Printed elements for providing electric connections to or between printed circuits
- H05K1/115—Via connections; Lands around holes or via connections
- H05K1/116—Lands, clearance holes or other lay-out details concerning the surrounding of a via
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
- H01L23/49827—Via connections through the substrates, e.g. pins going through the substrate, coaxial cables
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
- H01L23/49833—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers the chip support structure consisting of a plurality of insulating substrates
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/30—Assembling printed circuits with electric components, e.g. with resistor
- H05K3/32—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits
- H05K3/34—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits by soldering
- H05K3/341—Surface mounted components
- H05K3/3431—Leadless components
- H05K3/3436—Leadless components having an array of bottom contacts, e.g. pad grid array or ball grid array components
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/46—Manufacturing multilayer circuits
- H05K3/4688—Composite multilayer circuits, i.e. comprising insulating layers having different properties
- H05K3/4691—Rigid-flexible multilayer circuits comprising rigid and flexible layers, e.g. having in the bending regions only flexible layers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/0556—Disposition
- H01L2224/05568—Disposition the whole external layer protruding from the surface
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/05573—Single external layer
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/16235—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation the bump connector connecting to a via metallisation of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01019—Potassium [K]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/0102—Calcium [Ca]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01078—Platinum [Pt]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01079—Gold [Au]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01087—Francium [Fr]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/013—Alloys
- H01L2924/0132—Binary Alloys
- H01L2924/01322—Eutectic Alloys, i.e. obtained by a liquid transforming into two solid phases
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/153—Connection portion
- H01L2924/1531—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
- H01L2924/15311—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a ball array, e.g. BGA
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/06—Thermal details
- H05K2201/068—Thermal details wherein the coefficient of thermal expansion is important
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/09—Shape and layout
- H05K2201/09209—Shape and layout details of conductors
- H05K2201/095—Conductive through-holes or vias
- H05K2201/096—Vertically aligned vias, holes or stacked vias
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
- H05K2203/11—Treatments characterised by their effect, e.g. heating, cooling, roughening
- H05K2203/1189—Pressing leads, bumps or a die through an insulating layer
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/40—Forming printed elements for providing electric connections to or between printed circuits
- H05K3/4038—Through-connections; Vertical interconnect access [VIA] connections
- H05K3/4053—Through-connections; Vertical interconnect access [VIA] connections by thick-film techniques
- H05K3/4069—Through-connections; Vertical interconnect access [VIA] connections by thick-film techniques for via connections in organic insulating substrates
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/46—Manufacturing multilayer circuits
- H05K3/4644—Manufacturing multilayer circuits by building the multilayer layer by layer, i.e. build-up multilayer circuits
- H05K3/4647—Manufacturing multilayer circuits by building the multilayer layer by layer, i.e. build-up multilayer circuits by applying an insulating layer around previously made via studs
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/46—Manufacturing multilayer circuits
- H05K3/4688—Composite multilayer circuits, i.e. comprising insulating layers having different properties
Definitions
- the present invention relates to a wiring board such as a printed wiring board, in particular, to a hybrid wiring board that is a combination of a rigid wiring substrate and a flexible wiring substrate.
- the present invention relates to a flexible wiring substrate of which a wiring layer is disposed on insulation resin film, in particular, to a flexible wiring substrate laminated with a rigid wiring substrate.
- the present invention relates to a semiconductor apparatus such as a semiconductor package of which a semiconductor device is mounted on a printed wiring board, in particular, to a semiconductor apparatus that mounts a semiconductor device with connection terminals disposed at a high mounting density.
- the present invention relates to a fabrication method of a printed wiring board, in particular, to a fabrication method of a hybrid wiring board that is a combination of a rigid wiring substrate and a flexible wiring substrate.
- connection terminals pads
- connection terminals for connecting a semiconductor device and an external circuit
- the mounting density thereof becomes high.
- the minimum machining size on a semiconductor device made of silicon or the like is around 0.2 ⁇ m, as many as 1000 connection terminals should be disposed for a semiconductor device in a square shape whose one side is 10 mm.
- a semiconductor apparatus such as a semiconductor package of which such a semiconductor device is mounted on a wiring board
- a portable information unit such as a note type PC (Personal Computer), a PDA, or a portable telephone unit
- Wires of a wiring board on which a semiconductor device is mounted are disposed at an L/S ratio (Line/Space, wiring width/wiring pitch) of as fine as around 50 ⁇ m/50 ⁇ m so as to connect the connection terminals of the semiconductor device and the external connection terminals of the semiconductor package.
- L/S ratio Line/Space, wiring width/wiring pitch
- a wiring board for mounting a semiconductor device with connection terminals disposed at fine mounting pitches for example a build-up board 900 a shown in FIG. 10 has been used.
- FIG. 10 is a sectional view showing the structure of a build-up board.
- the build-up board is a wiring board that has a printed wiring substrate 901 , thin resin layers 902 , and conductor wiring patterns 903 .
- the printed wiring substrate 901 is a rigid board.
- the thin resin layers 902 are coated on both surfaces of the printed wiring substrate 901 .
- the conductor wiring patterns 903 are made of metal or the like and disposed on the resin layers 902 .
- the printed wiring substrate 901 of the build-up board is referred to as core layer.
- the portions layered on both the surfaces of the core layer are referred to as build-up layers.
- the insulation resin layers that structure the build-up layers are connected by a fine layer connecting means formed by photolithography technology or the like.
- a plurality of wiring layers are connected through the fine layer connecting means.
- the layer connecting means of the build-up layers is accomplished by a photo via-hole 904 .
- a through-hole 905 may be formed.
- a build-up board of which the through-hole is filled with resin is known.
- the diameter of via-holes formed in the insulation resin layers 902 that structure the build-up layers is around 80 ⁇ m.
- the thickness of the insulation resin layers 902 may be decreased.
- the influence of the uneven surface of the lower layer becomes strong.
- the wiring width should be increased.
- the thickness of the build-up board is restricted.
- the build-up board should have a thickness of at least 0.6 mm.
- the thickness of each of the insulation resin layers 902 is in the range from around 30 to 50 ⁇ m.
- the thickness of the conductor wiring layer 903 is in the range from around 10 to 20 ⁇ m.
- the thickness of the build-up board becomes as large as 0.84 to 1.02 mm.
- the above-described semiconductor device is disposed on one surface of the build-up board.
- solder balls are disposed in a two-dimensional grid shape on the other surface of the build-up board (the resultant package is referred to as BGA package).
- the thickness of the build-up layers When the thickness of the build-up layers is decreased, it is difficult to form a wiring pattern at fine pitches. Thus, practically, it is very difficult to decrease the thickness of the build-up board to 0.8 mm or less.
- an insulation resin layer that structures a core layer a prepreg of which a glass cloth woven with glass fibers is impregnated with an insulation resin is used.
- the glass fibers and hardened insulation resin layer securely adhere.
- the glass fibers are broken as well as the insulation resin. Moreover, in the vicinity of through-holes, the glass fibers separate from the insulation resin.
- a plate layer is formed on the inner wall of a through-hole.
- the plate layer is formed, if there is a portion of which the glass fibers separate from the insulation resin in the vicinity of the through-hole, a plate solution that contains metal ions permeates the portion.
- the pitches of through-holes are decreased, the pitches of the separate portions of the glass fibers and the insulation resin become small. In this case, the conductive substance that permeates the separate portions deteriorates the insulation between the through-holes.
- the film laminate substrate is a laminate of a plurality of film substrates with wiring layers disposed through an insulation film made of for example polyimide.
- FIGS. 11 and 12 are sectional views showing the structures of film laminate substrates.
- the thickness of the wiring layer 903 it is necessary to decrease the thickness of the wiring layer 903 .
- the wiring layer 903 is made of copper foil with a thickness of around 15 to 18 ⁇ m, an L/S ratio of 25 ⁇ m/25 ⁇ m can be accomplished.
- an L/S ratio of 20 ⁇ m/20 ⁇ m can be accomplished.
- via-holes 904 are formed in the insulation film.
- the via-holes are filled with a conductive material.
- an insulation layer 902 is made of polyimide film with a thickness of around 50 ⁇ m
- via-holes 904 with a diameter of around 50 ⁇ m can be formed by laser radiation or photochemical technology.
- the thickness of the insulation film 902 can be further decreased.
- wiring layers may be connected with Pb/Sn type solder.
- solder when the solder is melted and connected to the wiring layers, the solder may adversely spread out.
- this method is not suitable for fine connections.
- the mother board of the semiconductor package is a printed wiring board having an insulation resin layer of which a glass cloth is impregnated with glass epoxy or the like.
- the coefficient of thermal expansion of polyimide is around 8 ppm.
- the coefficient of thermal expansion of glass epoxy is in the range from around 14 to 17 ppm.
- the difference of the coefficients of thermal expansion between polyimide and glass epoxy is around 1.7 to 2.1 times. Consequently, the solder balls that connect the semiconductor package and the mother board are subject to large stress.
- a laminate of a plurality of rigid wiring substrates connected with PTHs or the like is referred to as IVH laminate wiring board.
- flexible substrates are laminated in for example the following manner. Holes are formed in the material of a flexible substrate such as polyimide film on which a conductive layer such as copper foil is formed from the film side by laser radiating process, photo-etching process, or the like. The holes are filled with a conductive substance such as conductive paste. Alternatively, the holes are plated. The resultant substrates are laminated with adhesive agent.
- FIG. 13 is a schematic diagram for explaining a conventional laminating method of flexible substrates.
- Copper-clad substrate materials of which copper foil is adhered to flexible insulation layers 91 a and 91 b such as polyimide film are prepared.
- Wiring patterns 92 including via lands 92 a are formed on the substrate materials by photo-etching process or the like.
- a land portion 95 that is a laminate of a copper layer 95 a and a tin layer 95 b is formed on the through-hole on the side of the wiring layer 95 .
- the resultant substrates are laminated with Au—Sn eutectic solder of the gold layer 97 and the tin layer 95 b.
- the through-hole should be filled with a conductive substance such as conductive paste 93 so as to connect layers.
- a conductive layer should be formed by plating process.
- the yield becomes low.
- different plating processes should be performed on both sides of the through-hole. Consequently, the yield becomes very low.
- the material that bonds flexible substrates does not absorb the thickness of the via land 92 a and the wiring pattern 92 .
- the laminate wiring board becomes uneven due to the unevenness of the wiring pattern 92 that includes the via land 92 a disposed on the insulation layers 91 a and 91 b made of the polyimide film.
- the present invention is made from the above-described point of view.
- An object of the present invention is to provide a wiring board capable of mounting a highly integrated semiconductor device.
- Another object of the present invention is to improve the reliability and yield of a hybrid wiring board that is a combination of a rigid wiring substrate and a flexible wiring substrate and a hybrid wiring board that is a combination of flexible substrates.
- Another object of the present invention is to provide a wiring board that is applied for a high density device and that can be easily connected to an external circuit.
- Another object of the present invention is to provide a wiring board that can be easily applied for various high density portable information units such as a portable telephone unit, a portable VCR, and a note type personal computer.
- Another object of the present invention is to provide a small and thin semiconductor package that can mount a semiconductor device with connection terminals disposed at a high density.
- Another object of the present invention is to provide a semiconductor package that mounts a highly integrated semiconductor device and that has high connecting reliability to a mother board.
- Another object of the present invention is to provide a flexible wiring substrate suitable for a laminate of a plurality of substrates, in particular, a flexible wiring substrate with a high bonding strength to a rigid wiring substrate or another flexible substrate.
- Another object of the present invention is to provide a fabrication method of a printed wiring board that is a laminate of a plurality of a rigid wiring substrate and a flexible wiring substrate or a laminate of flexible substrates.
- a first aspect of the hybrid wiring board of the invention is to comprise a first wiring substrate having a first face and a second face, and the first wiring substrate having a first wiring layer formed onto the first face; a second wiring substrate having a first face and a second face, and the second wiring substrate having a second wiring layer formed onto the second face; an insulating resin layer interposed between the first face of the first wiring substrate and the second face of the second wiring substrate; and at least a conductive pillar pierced through the insulating resin layer so as to connect the first wiring layer and the second wiring layer.
- first substrate having a first surface and a second surface
- second substrate having a first surface and a second surface
- an insulation resin layer disposed between the first surface of the first substrate and the second surface of the second substrate
- first wiring layer disposed on the first surface of the first substrate
- first wiring layer having a first via land that protrudes to the insulation resin layer
- second wiring layer disposed on the second surface of the second substrate
- the second wiring layer having a second via land that protrudes to the insulation resin layer
- a conductive pillar pierced through the insulation resin layer so as to connect the first via land and the second via land.
- the first wiring substrate and the second wiring substrate may be rigid substrates.
- the first aspect of the present invention is a hybrid wiring board of which wiring substrates of same type or different type are laminated with an insulation resin layer and a conductive pillar.
- a first wiring substrate and a second wiring substrate that are oppositely disposed are electrically and mechanically interfaced with an insulation resin layer and a conductive pillar pierced through the insulation resin layer.
- the mechanical connection between the first wiring substrate and the second wiring substrate is mainly performed with the insulation resin layer.
- the electrical connection between the first wiring substrate and the second wiring substrate is mainly performed with the conductive pillar.
- the conductive pillar that is plastic-deformed and bonded to a via land contributes to the mechanical connection.
- a first via land disposed on the first wiring substrate and a second via land disposed on the second wiring substrate protrude to the insulation resin layer.
- both a connecting surface of the first via land and the conductive pillar and a connecting surface of the second via land and the conductive pillar protrude to the insulation resin layer.
- this structure allows the height of the conductive pillar to decrease in comparison with a structure of which at least one of the first via land and the second via land does not protrude the insulation resin layer.
- the diameter of the conductive pillar can be more decreased.
- the connecting reliability can be more improved.
- the diameter of the conductive pillar can be decreased, the density of conductive pillars can be increased.
- a wiring board suitable for a high density device with a fine L/S ratio can be accomplished.
- the height of the conductive pillar can be more decreased, the number of times of the screen printing process can be decreased for forming the conductive pillar.
- the yield of the wiring board with the conductive pillar that connects the layers can be improved.
- the substrates connected with the insulation resin layer and the conductive pillar are not limited.
- the substrates may be a combination of rigid substrates (a resin substrate, a ceramic substrate, and so forth) or a combination of flexible substrates, or a combination of a rigid substrate and a flexible substrate.
- the wiring board of the first aspect of the present invention can be applied for a wiring board that mounts a semiconductor device with connection terminals disposed at a high density and that operates at high speed.
- the wiring board of the first aspect of the present invention since two wiring substrates are oppositely disposed with a resin layer made of prepreg in a semi-cure state, the unevenness of one substrate is absorbed by the resin layer. Thus, a highly even wiring board can be accomplished. When a semiconductor device is mounted on the wiring board, the connecting reliability can be improved.
- Conductive pillar is formed in a hyperboloid of one shape, and ball shape having a convex side surface, for example.
- a shape of conductive pillar is not restricted as described, and it can be variably changed according to an electrical or a mechanical necessities.
- an area of an upper surface of the pillar and an area of bottom surface of the pillar can be different.
- a second aspect of the hybrid wiring board of the invention is to comprise a first board which is flexible, the first board having a first face and a second face, and the first face having a first region and a second region; a first wiring layer formed on the first face of the first board; an insulating resin layer formed on the first region of the first board, the insulating resin layer having a first face and a second face, the first face is opposed to the first region of the first board, and the insulating resin layer is rigid; a second wiring layer having a second via land formed on the second face of the insulating resin layer, the second via land is opposed to the first via land, and the second wiring layer formed convex to the insulating resin layer; and a conductive pillar pierced through the insulating resin layer so as to connect the first wiring layer and the second wiring layer.
- a hybrid wiring substrate comprises, a first substrate that is a flexible substrate and that has a first surface and a second surface, the first surface and the second surface having a first region and a second region, respectively, an insulation resin layer that is a rigid insulation resin and that is disposed in the first region of the first surface of the first substrate, a first wiring layer disposed on the first surface of the first substrate, the first wiring layer having a first via land that protrudes to the insulation resin layer, a second wiring layer disposed on a region corresponding to the first region of the second substrate through the insulation resin layer, the second wiring layer having a second via land disposed opposite to the first via land, and a conductive pillar pierced through the insulation resin layer so as to connect the first via land and the second via land.
- a wiring layer is disposed through region of a flexible substrate and insulation resin layer made of thermosetting resin or the like.
- the wiring layer and wires of the flexible substrate are connected with a conductive pillar.
- a rigid insulation resin layer may be disposed at two or more regions of the flexible substrate.
- a region of the wiring substrate may have flexibility or rigidity.
- the wiring board of the second aspect of the present invention since the layers of the wring board of the second aspect of the present invention are disposed through the insulation resin layer and connected with the conductive pillar, the wiring board can be applied for a high density device. In this case, as described before, a via land protrudes to the insulation resin layer so that the height of the conductive pillar is smaller than the thickness of the insulation resin layer. Moreover, since the hybrid wiring board of the second aspect of the present invention has a second wiring layer disposed in a region of a flexible substrate through an insulation resin layer made of for example prepreg, the hybrid wiring board can be easily connected to an external circuit, a mother board, or a case with high connecting reliability.
- a third aspect of the present invention is a hybrid wiring board, comprising a first substrate that is a rigid substrate and that has a first surface and a second surface, the first substrate having a first wiring layer and a second wiring layer, the first wiring layer being disposed on the first surface and having a first via land, the second wiring layer being disposed on the second surface, a second substrate that is a rigid substrate and that has a first surface and a second surface, the second substrate having a third wiring layer and a fourth wiring layer, the third wiring layer disposed on the first layer, the fourth wiring layer disposed on the second surface and having a second via land, an insulation resin layer disposed between the first surface of the first substrate and the second surface of the second substrate, and a conductive pillar pierced through the insulation resin layer so as to connect the first via land of the first substrate and the second via land of the second substrate.
- a fourth aspect of the present invention is a hybrid wiring board, comprising a first substrate that is a rigid substrate and that has a first surface and a second surface, the first substrate having a first wiring layer disposed on the first surface, the first substrate having a first via land, a second substrate that is a flexible substrate and that has a first surface and a second surface, the second substrate having a fourth wiring layer disposed on the second surface, the fourth wiring layer having a second via land, a third insulation layer disposed between the first surface of the first substrate that is a rigid substrate and the second surface of the second substrate that is a flexible substrate, and a conductive pillar pierced through the third insulation layer so as to connect the first via land on the first substrate that is a rigid substrate and the second via land on the second substrate that is a flexible substrate.
- the third insulation layer may be a rigid insulation layer.
- the first substrate that is a rigid substrate may be a laminate of a plurality of wiring layers and a plurality of insulation layers.
- the second substrate that is a flexible substrate may be a laminate of a plurality of wiring layers and a plurality of insulation layers.
- the wiring layers of the first substrate that is a rigid substrate may be connected with a conductive pillar pierced through an insulation layer that insulates the wiring layers.
- a fifth aspect of the hybrid wiring board in the invention is to comprise, a first insulating layer having a first face and a second face, and the first insulating layer having a first flexibility; a first wiring layer formed onto the first face of the first insulating layer; a second insulating layer having a first face and a second face, and the second insulating layer having a second flexibility which is larger than the first flexibility; a second wiring layer formed onto the second face of the second insulating layer; a third insulating layer interposed between the first face of the first insulating layer and the second face of the second insulating layer, and the third insulating layer having a third flexibility which is smaller than the second flexibility; and a conductive pillar pierced through the insulating resin layer so as to connect the first wiring layer and the second wiring layer.
- a hybrid wring board comprises, a first insulation layer having a first surface and a second surface, the first insulation layer having a first wiring layer disposed on the first surface, the first wiring layer having a first via land, a second insulation layer having a first surface and a second surface, the second insulation layer having a second wiring layer disposed on the second surface, the second wiring layer having a second via land, the flexibility of the second insulation layer being larger than the flexibility of the first insulation layer, a third insulation layer disposed between the first surface of the first insulation layer and the second surface of the insulation layer, the flexibility of the third insulation layer being smaller than the flexibility of the second insulation layer, and a conductive pillar pierced through the third insulation layer so as to connect the first via land and the second via land.
- the bonding strength between the second insulation layer and the third insulation layer is preferably larger than the bonding strength between the first insulation layer and the third insulation layer.
- the connecting surface between the second insulation layer and the third insulation layer may be reformed.
- the surface roughness of the second surface of the second insulation layer is preferably larger than the surface roughness of the first surface of the second insulation layer.
- the difference between the coefficient of thermal expansion of the first insulation layer and the coefficient of thermal expansion of the third insulation layer is preferably larger than the difference between the coefficient of thermal expansion of the second insulation layer and the coefficient of thermal expansion of the third insulation layer.
- the second insulation layer may be made of an insulation material whose flexibility is larger than the flexibility of the third insulation layer.
- the dielectric constant of the second insulation layer may be smaller than the dielectric constant of the first insulation layer and the dielectric constant of the third insulation layer.
- the first insulation layer may be made of at least one polymer selected from the group consisting of polyimide type resin, bismaleimide type polyimide resin, polyphenylene ether type resin, and glass epoxy type resin.
- the second insulation layer may be made of at least one polymer selected from the group consisting of polyimide type resin, polyester type resin, and polytetrafluoroethylene type resin. Since the second insulation layer is made of a material with a low dielectric constant, signals that flow in wires are suppressed from delaying and deforming.
- the third insulation layer may be made of epoxy denatured polyimide type resin.
- the first substrate and the second substrate are preferably connected with the third insulation layer.
- a sixth aspect of the present invention is to comprise, a first wiring substrate having a first face and a second face, the first wiring substrate having a first wiring layer which has a first via land formed on the first face of the first wiring substrate, and the first wiring substrate is rigid; a second wiring substrate having a first face and a second face, the second wiring substrate having a second wiring layer which has a second via land formed on the second face of the second wiring substrate, and the second wiring substrate is flexible; at least a semiconductor chip mounted on the first face of the second wiring substrate; an insulating resin layer interposed between the first face of the first wiring substrate and the second face of the second wiring substrate; and at least a conductive pillar pierced through the insulating resin layer so as to connect the first via land and the second via land.
- first substrate that is a rigid substrate and that has a first surface and a second surface
- first substrate having a first wiring layer disposed on the first surface, the first wiring layer having a first via land
- second substrate that is a flexible substrate and that has a first surface and a second surface
- a semiconductor device being disposed on the first surface
- the second substrate having a second wiring layer disposed on the second surface
- the second wiring layer having a second via land
- an insulation layer disposed between the first surface of the first substrate that is a rigid substrate and the second surface of the second substrate that is a flexible substrate
- a conductive pillar pierced through the insulation layer so as to connect the first via land of the first substrate that is a rigid substrate and the second via land of the second substrate that is a flexible substrate.
- the insulation layer exposed on the second surface of the second substrate that is a flexible substrate may be reformed so as to improve the wettability of the insulation layer.
- the semiconductor device may be connected to the second substrate that is a flexible substrate by flip-chip bonding method.
- the first substrate that is a rigid substrate may be a laminate of a plurality of wiring layers and a plurality of insulation layers.
- the wiring layers of the first substrate may be connected with a conductive pillar pierced through the insulation layer.
- the second substrate that is a flexible substrate may be a laminate of a plurality of wiring layers and a plurality of insulation layers.
- Outer connection terminals may be disposed in a grid array shape on the second surface of the first substrate that is a rigid substrate.
- the outer connection terminals are connected to the first via land disposed on the first surface of the first substrate.
- Solder balls may be disposed on the outer connection terminals.
- the semiconductor apparatus of the sixth aspect of the present invention may be applied to for example semiconductor packages (including CSP (Chip Size Package) and MCM (Multi-Chip Module)).
- semiconductor packages including CSP (Chip Size Package) and MCM (Multi-Chip Module)
- a seventh aspect of the present invention is a flexible wiring substrate that comprises a insulating film having a first face and a second face, and the insulating film is flexible; a first wiring layer formed on the first face of the insulating film; and a second wiring layer formed on the second face of the insulating film; wherein a surface free energy of the insulating film of the first face is smaller than a surface free energy of the insulating film of the second face.
- a flexible wiring substrate comprising an insulation resin layer that is film-shaped and that has a first surface and a second surface, a first wiring layer disposed on the first surface, and a second wiring layer disposed on the second surface, wherein the free energy of the first surface of the insulation resin layer is smaller than the free energy of the second surface of the insulation resin layer.
- the flexible substrate of the seventh aspect of the present invention comprises an insulation resin layer that is a film layer and that has a first surface and a second surface, a first wiring layer disposed on the first surface, and a second wiring layer disposed on the second surface, wherein the front surface of the insulation resin layer disposed on the first surface or the second surface has a mat layer.
- the contacting angle of the second surface to a water drop is preferably 60° or more, more preferably 120° or more so as to improve the bonding strength with another insulation layer.
- An eighth aspect of the present invention is a fabrication method of a hybrid wiring board, comprising the steps of (a) disposing a conductive pillar on a first via land disposed on a first surface of a first substrate, the first via land protruding on the first surface of the first substrate, (b) disposing the first substrate and a second substrate that is a flexible substrate and that has a second via land protruding on a second surface of the second substrate so that the first via land faces the second via land through an insulation resin that is in a semi-cure state, and (c) pressing the first substrate and the second substrate so as to plastic-deform a head portion of the conductive pillar and bond the conductive pillar and the second via land.
- a ninth aspect of the present invention is a fabrication method of a hybrid wiring board, comprising the steps of (a) disposing a conductive pillar that is in an almost conical shape on a first via land of a first surface of a first substrate that is a rigid substrate, (b) disposing the first substrate and a second substrate that is a flexible substrate and that has a second via land on a second surface of the second substrate so that the first via land faces the second via land through an insulation resin layer that is in a semi-cure state, and (c) pressing the first substrate and the second substrate so as to plastic-deform a head portion of the conductive pillar and bond the conductive pillar and the second via land.
- a tenth aspect of the present invention is a fabrication method of a hybrid wiring board, comprising the steps of (a) disposing a conductive pillar that is in an almost conical shape to a first via land of a first surface of a first substrate that is a rigid substrate, (b) disposing an insulation resin layer that is in a semi-cure state on the first surface of the first substrate so that the conductive pillar is pierced through the insulation resin layer and a head portion of the conductive pillar is exposed, (c) pressing the exposed head portion of the conductive pillar in the axial direction of the conductive pillar so as to plastic-deform the conductive pillar, (d) disposing the first substrate and a second substrate that is a flexible substrate and that has a second via land on a second surface of the second substrate so that the head portion of the conductive pillar faces the second via land, and (e) pressing the first substrate and the second substrate so as to plastic-deform the head portion of the conductive pillar and bond the conductive pillar and the
- An eleventh aspect of the present invention is a fabrication method of a hybrid wiring board, comprising the steps of (a) disposing a first conductive pillar that is in an almost conical shape on a first via land of a first surface of a first substrate, (b) disposing a second conductive pillar that is in an almost conical shape on a second via land of a second surface of a second substrate that is a flexible substrate, (c) disposing the first surface of the first substrate and the second surface of the second substrate so that the first via land faces the second via land through an insulation resin layer that is in a semi-cure state, and (d) pressing the first substrate and the second substrate so as to plastic-deform and connect the first conductive pillar and the second conductive pillar.
- the second surface of the second substrate may be reformed so as to improve the bonding strength between the second surface of the second substrate and the first surface of the first substrate,
- the reforming step may be performed by washing the second surface of the second substrate by an alkali solution. Alternatively, the reforming step may be performed by plasma-ashing the second surface of the second substrate.
- the wiring layer disposed on the first insulation layer that is a rigid layer and the wiring layer disposed on the second insulation layer that is a flexible layer are electrically and mechanically connected with the conductive pillar that connects the third insulation layer and the via land.
- the third insulation layer and the conductive pillar function as interface means for connecting the rigid portion and the flexible portion.
- the structure of the second substrate that is a flexible substrate is used for a fine wiring layer with a fine L/S (line and space, wire width/wire pitch) ratio.
- the structure of the first substrate that is a rigid substrate is used for a portion to which the second substrate that is a flexible substrate is disposed.
- the materials are selected and the interface state is controlled so that the bonding strength between the second insulation layer and the third insulating layer is larger than the bonding strength between the first insulation layer and the second insulation layer.
- Examples of the material of the first insulation layer that is a rigid layer are polycarbonate resin, polysulfone resin, thermoplastic polyimide resin, polyethylene tetrafluoride resin, polypropylene hexafluoride resin, polyether ether ketone resin, epoxy resin, bismaleimide type polyimide resin, bismaleimide type triazine resin, polyimide resin, phenol resin, polyester resin, melamine resin, polyphenylene ether type resin, and a polymer of a thermosetting resin such as prepreg of which a glass cloth or the like is impregnated therewith.
- the material of the first insulation layer are raw rubber sheets of butadiene rubber, butyl rubber, natural rubber, neoprene rubber, and silicone rubber.
- the material of the insulation resin layer may be a single synthetic resin or may contain an organic/inorganic insulation packing. Alternatively, the material of the insulation resin layer may be used along with a reinforcing material such as a glass cloth, a mat thereof, an organic synthetic fiber cloth, a mat thereof, and a paper thereof.
- Examples of the material of the third insulation layer are polyimide type resin film, polyester type resin film, and a polymer of a flexible insulation resin such as polytetrafluoroethylene.
- the third insulation layer that connects the rigid layer and the flexible layer may be an insulation resin material that has a higher bonding strength to the second insulation layer than the first insulation layer.
- a thermosetting resin such as epoxy denatured polyimide may be use.
- the conductive pillar that connects the wiring layer of the rigid layer and the wiring layer of the flexible layer may be formed by screen-printing conductive paste of which conductive particles are mixed and dispersed in binder. When necessary, a solvent, a coupling agent, and/or an additive may be added.
- thermosetting resin thermoplastic resin, and mixture thereof such as urea resin, melamine resin, phenol resin, resorcinol resin, epoxy resin, polyurethane resin, vinyl acetate resin, poly vinyl alcohol resin, acrylic resin, vinyl urethane resin, silicone resin, ⁇ -olefin maleic anhydride, polyamide resin, and polyimide resin.
- the conductive particles are particles or super-particles of Au, Ag, Cu, solder, Ni, or carbon mixed or dispersed with the above-described binder.
- a conductive substance may be formed on the front surface of the resin.
- a plurality of conductive substances may be used in combination.
- solvent examples include dioxane, benzene, hexane, toluene, solvent naphtha, industrial gasoline, acetate Cllosolve, ethyl Cellosolve, butyl Cellosolve acetate, butyl carbitol acetate, dimethyl formamide, dimethyl acetamide, and N-methyl pyrrolidone.
- FIG. 1 is a sectional view showing the structure of a hybrid wiring board according to a first embodiment of the present invention
- FIG. 2 is a sectional view showing the structure of a hybrid wiring board according to a second embodiment of the present invention
- FIG. 3 is a schematic diagram showing the structure of a semiconductor package according to a third embodiment of the present invention.
- FIGS. 4A, 4 B, 4 C, 4 D, 4 E, and 4 F are sectional views for explaining a fabrication method of a hybrid wiring board according to a forth embodiment of the present invention.
- FIGS. 5 and 6 are sectional views for explaining a conductive pillar formed by screen printing process
- FIGS. 7A, 7 B, and 7 C are schematic diagrams for explaining the front surface of a second insulation layer that has been reformed according to a fifth embodiment of the present invention.
- FIG. 8 is a sectional view showing the structure of a flexible substrate according to a sixth embodiment of the present invention.
- FIG. 9 is a sectional view showing the structure of a semiconductor package according to a modification of the third embodiment of the present invention.
- FIG. 10 is a sectional view showing the structure of a build-up board of a related art reference
- FIG. 11 is a sectional view showing the structure of a film laminate board of a related art reference
- FIG. 12 is a sectional view showing the structure of a film laminate board of a related art reference
- FIG. 13 is a sectional view for explaining a fabrication method of a conventional laminate flexible wiring substrate
- FIG. 14 is a sectional view for explaining a fabrication method of a conventional laminate flexible wiring substrate
- FIG. 15 is a sectional view showing the structure of a hybrid wiring board according to a seventh embodiment of the present invention.
- FIG. 16 is a sectional view showing the structure of a hybrid wiring board according to an eighth embodiment of the present invention.
- FIG. 17 is a schematic diagram showing the structure of a semiconductor apparatus according to a ninth embodiment of the present invention.
- FIGS. 18A, 18 B, and 18 C are sectional views for explaining a fabrication method of a hybrid wiring board according to a tenth embodiment of the present invention.
- FIG. 19A is a perspective view showing the structure of a hybrid wiring board according to an eleventh embodiment of the present invention.
- FIG. 19B is a view showing the structure of a hybrid wiring board according to an eleventh embodiment of the present invention.
- FIG. 20 is a sectional view showing the structure of the hybrid wiring board according to the eleventh embodiment of the present invention.
- FIG. 1 is a sectional view showing the structure of a hybrid wiring board according to a first embodiment of the present invention.
- a hybrid wiring board 10 is a laminate wiring board having four wiring layers 11 , 12 , 13 , and 14 .
- the wiring layer 11 and the wiring layer 12 are insulated with a first insulation layer 21 that is a rigid layer.
- the wiring layer 13 and the wiring layer 14 are insulated with an insulation layer 22 that is a flexible layer.
- the wiring layer 11 and the wiring layer 14 are insulated with a third insulation layer 23 that is more rigid than the second insulation layer 22 .
- the wiring layers 11 , 12 , 13 , and 14 have land portions 11 a, 12 a, 13 a, and 14 a as parts of their wiring patterns, respectively.
- the wiring layers 11 , 12 , 13 , and 14 are formed by patterning conductive metal foil such as copper foil.
- the first insulation layer 21 is made of prepreg of which a glass cloth is impregnated with BT resin.
- the second insulation layer 22 is made of polyimide film.
- the third insulation layer 23 is made of prepreg of which a glass cloth is impregnated with epoxy denatured polyimide.
- the first insulation layer 21 and the third insulation layer 23 are made of a rigid material.
- the second insulation layer 22 is made of a flexible material.
- the hybrid wiring board 10 shown in FIG. 1 is a laminate of a rigid wiring substrate and a flexible wiring substrate.
- the first insulation layer 21 that is a rigid layer is made of an insulation material that is conventionally used for a rigid printed wiring board (rigid wiring substrate).
- Examples of the material of the first insulation layer 21 are bismaleimide type polyimide resin (such as BT resin (Mitsubishi Gasu Kagaku)), denatured polyimide resin (such as BN300 (Mitsui Toatsu)), PPE, FR-4, high Tg FR-4, various types of bonding sheets, and thermoplastic film.
- the second insulation layer 22 that is a flexible layer is made of an insulation material used for a so-called flexible wiring substrate.
- Examples of the material of the second insulation layer 22 are polyimide type resin film, polyester type resin film, and PTFE (polytetrafluoroethylene) type resin film.
- the wiring patterns 13 and 14 can be formed with finer L/S ratios. Since the dielectric constants of these materials are small, they do not largely affect waveforms of signals that flow in wires. Thus, a semiconductor device that operates at high speed can be mounted on the hybrid wiring board.
- the materials of the first insulation layer 21 , the second insulation layer 22 , and the third insulation layer 23 are preferably used in combination so that sufficient bonding strength thereof can be obtained.
- the via land 11 a of the wiring layer 11 and the via land 12 a of the wiring layer 12 are connected with a conductive pillar 31 pierced through the first insulation layer 21 .
- the via land 11 a of the wiring layer 11 and the via land 14 a of the wiring layer 14 are connected with a conductive pillar 32 pierced through the third insulation layer 23 .
- the via land 13 a of the wiring layer 13 and the via land 14 a of the wiring layer 14 are connected with a via-hole 33 pierced through the second insulation layer 22 that is a flexible layer.
- the via-hole 33 is formed by laser radiating process and filled with conductive paste.
- the L/S ratios of the wiring layers 11 and 12 disposed on both the surfaces of the first insulation layer 21 are 0.05/0.05 mm.
- the diameters of the via lands 11 a and 12 a are around 0.4 mm.
- the L/S ratios of the wiring layers 13 and 14 disposed on the both surfaces of the second insulation layer 22 (flexible layer) are 0.03/0.03 mm.
- the diameters of the via lands 13 a and 14 a are around 0.2 mm.
- the via land 11 a of the wiring layer 11 and the via land 14 a of the wiring layer 14 are connected with the conductive pillar 31 pierced through the third insulation layer 23 .
- the wiring layer 11 and the wiring layer 12 are connected with the conductive pillar.
- the wiring layer 11 and the wiring layer 12 may be connected with another means such as a through-hole.
- the wiring layers disposed on both the surfaces of the second insulation layer are connected with the via-hole formed by laser radiating process.
- the wiring layers may be connected by another means such as a stacked via-hole.
- the wiring layer 11 and the wiring layer 14 disposed on both the surfaces of the third insulation layer 23 should be connected with the conductive pillar 32 .
- the wiring layers 11 and 12 disposed on both the surfaces of the first insulation layer 21 (rigid layer) and the wiring layers 13 and 14 disposed on both the surfaces of the second insulation layer 22 (flexible layer) are electrically and mechanically connected with the third insulation layer 23 and the conductive pillar 32 that connects the first via land 11 a and the second via land 14 a.
- the third insulation layer 23 and the conductive pillar 32 function as electric and mechanic interfaces that connect the rigid substrate and the flexible substrate.
- the structure of the flexible substrate is used for a fine wiring layer with a finer L/S ratio.
- the structure of the rigid substrate is used for a portion to which the flexible substrate is mounted. These interfaces are accomplished by the third insulation layer 23 and the conductive pillar 32 .
- the materials of the first insulation layer 11 , the second insulation layer 12 , and the third insulation layer 13 are selected and the interfaces thereof are controlled so that the bonding strength between the second insulation layer 22 and the third insulation layer 23 is larger than the bonding strength between the first insulation layer 11 and the second insulation layer 22 .
- the material of the first insulation layer 21 (rigid layer) is prepreg of bismaleimide type polyimide resin such as BT resin.
- the material of the second insulation layer 22 (flexible layer) is polyimide film.
- the material of the third insulation layer 23 that connects the first insulation layer 21 and the second insulation layer 22 is prepreg of epoxy denatured polyimide.
- the glass transition temperature Tg of the first insulation layer 21 is in the range around 170 to 180° C. (in DSC method).
- the coefficient of thermal expansion in the vertical direction of the first insulation layer 21 is in the range from around 13 to 15 ppm/° C.
- the coefficient of thermal expansion in the horizontal direction of the first insulation layer 21 is in the range from around 14 to 16 ppm/° C.
- the coefficient of thermal expansion in the direction of the thickness of the first insulation layer 21 is around 56 ppm/° C. (at ⁇ 1), around 263 ppm/° C. (at ⁇ 2), and around 120 ppm/° C. (in the range from 50 to 250° C.).
- the coefficients of thermal expansion in the vertical and horizontal directions of the second insulation layer 22 are in the range from around 20 to 22 ppm/° C.
- the coefficient of thermal expansion in the direction of the thickness of the third insulation layer 23 is around 25 ppm/° C.
- the glass transition temperature Tg of the third insulation layer 23 is in the range from around 230 to 240° C. (in DMA method) and in the range from around 220 to 230° C. (in TMA method).
- the coefficients of thermal expansion in the vertical and horizontal directions of the third insulation layer 23 are in the range from around 13 to 15 ppm/° C.
- the coefficient of thermal expansion in the direction of the thickness of the third insulation layer 23 is around 57 ppm/° C. (at ⁇ 1), around 159 ppm/° C. (at ⁇ 2), and around 159 ppm/° C. (in the range from 50 to 250° C.).
- the inventors of the present invention fabricated hybrid wiring boards in the structure shown in FIG. 1 .
- the third insulation layer 23 bonding layer
- the bonding strength with the first insulation layer 21 is sufficient.
- the third insulation layer 23 is made of polyimide type film or polyester type film, the bonding strength with the first insulation layer 21 is not sufficient.
- the connecting surface between the second insulation layer 22 (flexible layer) and the third insulation layer 23 (rigid layer) is controlled so that the bonding strength increases.
- the connecting surface between the second insulation layer 22 and the third insulation layer 23 (the wiring layer is disposed on the connecting surface) has a surface layer so that the free energy on the front surface is larger than that of the rear surface (on which the wiring layer 13 is disposed).
- the wettability of the connecting surface is much improved (see FIGS. 7 A and 7 C). Consequently, the bonding strength of the second insulation layer 22 to the third insulation layer 23 can be improved.
- the connecting surface of the second insulation layer 22 to the third insulation layer 23 may be reformed on sub-micron order or less.
- the mat layer can be formed by alkali-washing or plasma-ashing polyimide film.
- the front surface of the wiring layer may be reformed by for example black oxide treatment or CZ process so as to increase the unevenness of the front surface of the insulation layer.
- the bonding strength between the rigid layer and the flexible layer of the hybrid wiring board according to the first embodiment of the present invention can be remarkably increased.
- peel-off defect and selling defect of film are prevented, the reliability of the wiring board is improved.
- the structure of which the rigid substrate made of the first insulation layer 21 (rigid layer) and the wiring layers 11 and 12 disposed on both the surfaces thereof and the flexible substrate made of the second insulation layer 22 (flexible layer) and the wiring layers 13 and 14 disposed on both the surfaces thereof are electrically and mechanically connected with the third insulation layer 23 and the conductive pillar 32 was exemplified.
- the present invention is not limited to such a structure. Instead, as the rigid substrate and the flexible substrate connected to the third insulation layer, substrates having three or more wiring layers may be used.
- FIG. 2 is a sectional view showing the structure of a hybrid wiring board according to a second embodiment of the present invention.
- a rigid substrate 101 is a laminate of four wiring layers 11 , 12 , 15 , and 16 and three insulation layers 21 a, 21 b, and 21 c.
- An interface portion 103 has a third insulation layer 23 and a conductive pillar 32 .
- the rigid substrate 101 and the flexible substrate 102 are electrically and mechanically connected with the interface portion 103 .
- the connecting surface between the flexible substrate 102 and the interface portion 103 is formed so that the bonding strength thereof is improved.
- the connecting surface between the second insulation layer 22 and the third insulation layer 23 and the connecting surface between the wiring layer 14 and the third insulation layer 23 may be reformed so that fine uneven surfaces are formed.
- the connecting surface of the flexible substrate 102 has a surface phase with a higher wettability of which the contacting angle is 120° or more.
- the wiring layers 11 , 12 , 15 , and 16 that structure the rigid substrate 101 are connected with the conductive pillar 31 .
- a layer connecting means such as a through-hole other than the conductive pillar may be used.
- the layer connecting density can be increased.
- the yield can be improved.
- many conductive pillars are preferably used.
- the flexible substrate 102 may have many wiring layers.
- FIG. 3 is a sectional view showing the structure of a semiconductor package according to a third embodiment of the present invention.
- the semiconductor package shown in FIG. 3 is a BGA package of which a semiconductor device 41 is mounted on the hybrid wiring board 10 shown in FIG. 10 according to the present invention by flip-chip bonding method.
- the semiconductor device 41 is a bare chip.
- the semiconductor device 41 has a connecting pad 42 connected to an integrated circuit disposed in the semiconductor device.
- 900 connecting pads 42 are disposed on the lower surface of the semiconductor device 41 at pitches of around 0.35 mm in a full grid pattern.
- a wiring layer 13 disposed on a second insulation layer 22 (flexible layer) of the hybrid wiring board has a connecting pad 13 b or a via land 13 a corresponding to the connecting pad 42 of the semiconductor device 41 .
- the connecting pad 13 b or the via land 13 a is bonded to the connecting pad 42 of the semiconductor device 41 with a conductive bump 43 made of solder of for example Pb/Sn alloy by flip-chip bonding method.
- solder balls 44 are disposed on a wiring layer 12 of a second surface of the hybrid wiring board in a grid array shape. With the solder ball 44 , the semiconductor package is connected to an external circuit such as a mother board. In FIG. 3, reference numeral 45 is solder resist.
- the wiring board that structures the semiconductor package is a hybrid wiring board according to the present invention as shown in FIGS. 1 and 2.
- the wiring board has a first insulation layer (rigid layer) 21 , a second insulation layer (flexible layer) 22 , and a third insulation layer 23 that connects the first insulation layer 21 and the second insulation layer 22 .
- the third insulation layer 23 is more rigid than the second insulation layer 22 .
- the mounting surface of the semiconductor device 41 is made of the second insulation layer (flexible layer) 22 and a wiring layer 13 disposed thereon.
- a fine pattern with an L/S ratio of 50/50 ⁇ m or less can be formed on the wiring layer 13 .
- the wiring layers 13 and 14 of the second insulation layer 22 are formed with a very fine L/S ratio of 25/25 ⁇ m.
- the wiring layer 12 disposed on the first insulation layer 21 is formed with a coarser L/S ratio of 50/50 ⁇ m so as to allow the wiring layer 12 to be easily connected to an external circuit.
- the wiring layer having the fine pattern on the flexible layer and the wiring layer on the rigid layer are connected with a conductive pillar 32 disposed in the via lands 11 and 14 and pierced through the third insulation layer 23 .
- the conductive pillar 23 lesser damages the glass cloth of the third insulation layer 23 than a through-hole.
- the layer connecting density can be improved and thereby the wiring layers having fine patterns can be connected.
- the reliability of the layer connections can be improved.
- solder balls are disposed at pitches of around 1.0 mm in the full grid pattern.
- a wiring layer can be formed on the mounting surface of the semiconductor device in a finer pattern.
- the third insulation layer 23 is made of a material with a low dielectric constant such as polyimide film, polyester film, or PTFE (polytetrafluoroethylene) film, since the wiring capacitance decreases, signals that flow in wires are suppressed from delaying and deforming.
- the semiconductor package according to the third embodiment of the present invention can be applied to a semiconductor device that operates at high speed.
- the flexible layer in addition to a flexible layer that allows a highly integrated semiconductor device to be mounted, the flexible layer is securely connected to a rigid layer.
- the reliability against thermal load and mechanical load applied to a semiconductor package to be mounted on a mother board is improved.
- an insulation layer made of polyimide has a relatively large coefficient of thermal expansion.
- solder balls tend to crack.
- the semiconductor package according to the third embodiment of the present invention the flexible layer and the rigid layer are securely bonded. Thus, such a defect does not take place in the case that a thermal load is applied.
- the wiring layers on the rigid layer are connected with the conductive pillar pierced through the insulation layer.
- the wiring layers on the flexible layer are connected with the via-hole formed by laser radiating process.
- the wiring layers may be connected with a through-hole or a via-hole formed by photo-etching process.
- FIG. 9 is a sectional view showing the structure of a semiconductor package according to a modification of the third embodiment of the present invention.
- wiring layers disposed on a flexible layer are connected with a through-hole 33 b.
- a wiring layer 11 disposed on a first insulation layer 21 that is a rigid layer and a wiring layer 14 disposed on a second insulation layer 22 that is a flexible layer are connected with a conductive pillar 32 .
- FIGS. 4A, 4 B, 4 C, 4 D, 4 E, and 4 F are sectional views for explaining a fabrication method of a hybrid wiring board according to the fourth embodiment of the present invention.
- the fabrication method of the hybrid wiring board shown in FIG. 1 will be described.
- double-sided copper laminated substrate As a substrate of a rigid layer of which conductor foil is coated on both surfaces of a first insulation layer 21 , double-sided copper laminated substrate was prepared.
- a double-sided copper laminated substrate of which electrolyte copper foil with a thickness of about 35 ⁇ m was coated on both the surfaces of the first insulation layer 21 of which a glass cloth with a thickness of about 1.2 mm was impregnated with bismaleimide type polyimide resin was prepared.
- bismaleimide type polyimide resin BT resin (Mitsubishi Gas Kagaku) was used.
- PPE, FR-4, high Tg FR-4, one of various bonding sheets, or thermoplastic film may be used instead of bismaleimide type polyimide resin.
- layers were connected with a conductive pillar 31 .
- the copper foil coated on the first insulation layer 21 were patterned by for example photo-etching process (see FIG. 4 A).
- resist layer in predetermined patterns was formed on the copper foil by screen printing process. With masks of the resist, the copper foil was selectively etched out with an etching solution of ferric chloride. Thereafter, the resist was removed and wiring layers 11 and 12 with predetermined patterns were formed.
- via lands 11 a and 12 a were formed as parts of the circuit patterns of the wiring layers 11 and 12 , respectively.
- the via lands 11 a and 12 a were formed in almost circular shapes whose diameters were around 0.4 mm. To alleviate a stress applied, a through-hole may be formed at the center of each via land.
- a conductive pillar 32 in substantially a conical shape was formed on the via land 11 a of the wiring layer 11 of the first insulation layer 21 (see FIG. 4 B).
- the conductive pillars 31 and 32 are formed by screen-printing conductive resin 53 through a metal mask 52 with a pit 51 corresponding to the via land 11 a.
- FIGS. 5 and 6 are sectional views for explaining the screen printing process for forming the conductive pillar 32 with a squeegee 54 .
- the metal mask 52 was made of stainless steel. The thickness of the metal mask 52 was around 250 ⁇ m. In addition, the metal mask 52 had a hole 51 whose diameter was around 0.2 mm.
- the conductive resin 53 was made of conductive paste of phenol resin with filler of silver powder. Alternatively, conductive filler or binder resin may be used when necessary. After the printed conductive paste was dried, with the same mask, the printing process and the drying process were repeated three times at the same position. The resultant conductive resin was heated and thereby the conductive pillar 32 in substantially a conical shape was formed with a height of around 150 ⁇ m on the via land 11 a.
- the shapes of the conductive pillars 31 and 32 can be varied by adjusting the diameter and thickness of the pit of the mask, various properties (such as viscosity) of the conductive resin 53 , and the number of times of the printing process.
- the third insulation layer 23 was disposed on the wiring layer 11 so that the head portion of the conductive bump 32 was exposed (see FIG. 4 C).
- the third insulation layer 23 epoxy denatured polyimide type resin sheet (MCL-I-671, Hitachi Garasu) with a thickness of around 30 ⁇ m in a semi-cure state (B state) was used.
- the piercing process is preferably performed in such a manner that the third insulation layer 23 in the semi-cure state is heated.
- the first insulation layer 21 and the third insulation layer 23 were pressed through cushioning members that can be removed.
- the laminate of the first insulation layer 21 and the third insulation layer 23 was pressed with press plates so that a head portion 32 a of the conductive bump 32 is plastic-deformed and crushed (see FIG. 4 D).
- the laminate should be pressed in temperature and pressure conditions where the third insulation layer 23 does not harden, but in the semi-cure state.
- the conductive bump 32 was plastic-deformed so that the head portion 32 a thereof was slightly exposed from the third insulation layer 23 .
- double-sided copper-clad polyimide film of which electrolytic copper foil with a thickness of around 5 to 30 ⁇ m was coated on both surfaces of polyimide film with a thickness of around 25 to 50 ⁇ m was prepared.
- a layer connecting portion 33 that was a via-hole with a diameter of around 20 to 30 ⁇ m was formed in the double-sided copper-clad polyimide film by laser radiating process, photo-etching process, or the like.
- the copper foil as the wiring layers 13 and 14 was patterned in the above-described manner by for example photo-etching process. In this example, patterns with an L/S ratio of 30/30 ⁇ m were formed so as to allow a highly integrated semiconductor device to be mounted.
- the diameters of the via lands 13 a and 14 a were around 100 ⁇ m to 200 ⁇ m.
- the second insulation layer 22 polyimide film was used as the second insulation layer 22 .
- other insulation resin film of for example polyester type or PTEF type may be used.
- the second surface (on which the wiring layer 14 was disposed) of the second insulation layer 22 was reformed by alkali-washing process so as to improve the wettability of the second surface.
- the second surface of the second insulation layer 22 was washed with a solution of around 10 w % of NaOH for around 30 seconds.
- the adhesion of the flexible substrate according to the fourth embodiment of the present invention to the prepreg of which a substrate such as a glass cloth was impregnated with BT resin, glass epoxy, epoxy denature polyimide, or the like can be improved.
- the laminate of the first insulation layer 21 and the third insulation layer 23 and the second insulation layer 22 were disposed in such a manner that the via land 14 a on the second surface of the second insulation layer 22 faced the via land 11 a on the first surface of the first insulation layer 21 .
- the via land 14 a was disposed opposite to the plastic-deformed head portion of the conductive pillar on the via land 11 a.
- the wiring layer 12 and the wiring layer 13 of the laminate were pressed with press plates 47 through cushioning members 47 (see FIG. 4 F). By heating and pressing the third insulation layer 23 , it cured to C stage. At the point, the conductive pillar 32 in an almost conical shape disposed on the via land 11 a was further plastic-deformed and connected to the opposite second via land 14 a.
- the cushioning members 46 used along with the press plates 47 are preferably metal plates that less deform (such as stainless plates or brass plates) or heat resistance resin plates that less deform (such as polyimide resin plates or polytetrafluoroethylene resin plates).
- a surface finishing process such as a solder resist process, a component masking process, or a gold plating/solder coating process may be performed when necessary.
- the connecting resistance of the wiring circuit of the flexible portion of the hybrid wiring board according to the fourth embodiment of the present invention was 5 m ⁇ , whereas the connecting resistance of that of the rigid portion was around 10 m ⁇ .
- the connecting resistance is equivalent to the resistance of which all the conductive pillars are connected in series through the wires made of the copper foil. Considering the pattern resistance of the copper foil, the average connecting resistance per conductive pillar was around 1 m ⁇ .
- the inductance of the conductive pillar was around 0.001 nH that is around ⁇ fraction (1/30) ⁇ of the inductance of a conventional IVH (around 0.03 nH).
- the connecting resistance of the conductive pillar and the pattern resistance of the copper less fluctuated.
- signal delay and signal loss could be remarkably suppressed in high frequency region.
- the hybrid wiring substrate was cut on a plane perpendicular to the axial direction of the conductive pillar and the layer connecting portion was observed.
- the observed result shows that the conductive pillars 32 and the via lands 11 a and 14 a are securely connected and bonded.
- the via land with which substrates are bonded is alleviated with the conducive pillar that is plastic-deformed.
- the wiring circuit including the via land are suppressed from breaking and thereby the layers can be connected with high reliability.
- the hybrid wiring board can be applied to a high density circuit.
- layers are connected with the conductive pillar 32 formed on the via land 11 a.
- the conductive pillar 32 may be formed on the via land 12 a.
- the third insulation layer 23 in the semi-cure state may be disposed on the surface of the second insulation layer 22 on which the conductive pillar 32 is formed.
- the third insulation layer 23 may be deposited on both the via land 11 a and the via land 12 a. In this case, the bonding process of the conductive pillar 32 and the piercing process of the conductive pillar 32 to the third insulation layer may be performed at the same time.
- the second surface of the second insulation layer 22 (the wring layer 14 is formed on the second surface) is reformed by alkali-washing process so as to improve the wettability of the surface layer 22 a.
- one surface of the second insulation layer 22 is washed with a solution of around 10 wt % of NaOH for around 30 seconds.
- the wettability of the relevant surface of the second insulation layer 22 is improved. It should be noted that the present invention is not limited to such a reforming method.
- FIGS. 7A, 7 B, and 7 C are schematic diagrams for explaining a mat surface 22 a of the second insulation layer.
- FIG. 7A is an enlarged view of the mat surface 22 a.
- FIGS. 7B and 7C are schematic diagrams showing contacting angles of water drops to the front surface 22 a of the second insulation layer 22 before and after the front surface 22 a is reformed.
- FIG. 7A shows an example of which the front surface 22 a of the second insulation layer 22 is physically processed by for example blast-finishing process.
- the front surface 22 a of the second insulation layer 22 is reformed in a fine uneven surface on the order of several microns to sub-microns observed by for example an SEM (Scanning Electron Microscope).
- the unevenness of the mat layer formed on the front surface 22 a by alkali-washing process or plasma-ashing process was very fine and could not be observed by the SEM.
- the wettability of the mat layer was remarkably improved.
- the free energy of the surface 22 a was large.
- a trace amount of Ca ions were trapped on the front surface 22 a that had been alkali-washed, according to a SEM-EDS measurement or EPMA measurement.
- FIGS. 7B and 7C show that the wettability to water is improved by the reforming process.
- the contacting angle ⁇ of a water drop 24 w was smaller than 60° (see FIG. 7 B).
- the contacting angle ⁇ of a water drop 24 w was larger than 120° (see FIG. 7 C).
- a hybrid wiring board was fabricated in the same method shown in FIGS. 4A to 4 F.
- a sufficient bonding strength between the second insulation layer 22 and the third insulation layer 23 was not obtained.
- a test result of a heat resisting test of which a thermal load is periodically applied shows that a peel-off defect and a swell defect take place on the connecting surface.
- a test result using the second insulation layer 22 in the state shown in FIG. 7C represents that such defects do not take place.
- the adhesion of an insulation material such as BT resin, glass epoxy, or epoxy denatured polyimide and an insulation material such as prepreg of which a glass cloth is impregnated with such as BT resin, glass epoxy, or epoxy denature polyimide can be improved.
- the reforming process of the second insulation layer 22 to the connecting surface of the third insulation layer 23 is not limited to alkali-washing process as a wet method. Alternatively, a plasma-ashing process or a corona discharging process as a dry method may be applied.
- a second surface of a second insulation layer 22 having wiring layers 13 and 14 on one side of the electrodes was disposed so that the second surface was exposed.
- the chamber was de-aerated and a high frequency wave was applied so that plasmas were generated between the electrodes.
- the wettability of the front surface of the second insulation layer 22 was remarkably improved with the plasmas.
- the contacting angle ⁇ of a water drop was larger than 120°.
- the experimental result shows that the fabrication method according to the fifth embodiment is effective in the case that PTFE (polytetrafluoroethylene) type insulation resin film is used as the second insulation layer 23 .
- FIG. 8 is a sectional view showing the structure of a flexible substrate according to a sixth embodiment of the present invention.
- a flexible substrate 61 has an insulation layer 62 and wiring layers 63 and 64 .
- the insulation layer 62 is made of polyimide type resin film, polyester type resin film, or PTFE (polytetrafluoro-ethylene) type resin film.
- the wiring layers 63 and 64 are disposed on both the surfaces of the insulation layer 62 .
- At least one surface of the insulation layer 62 has a mat layer 62 a that has a contacting angle ⁇ of around 120° or more to a water drop (see FIGS. 7 A and 7 C).
- the wiring layer 63 and the wiring layer 64 are connected with via lands 63 a and 64 a and a via-hole 65 that is filled with conductive paste.
- the via-hole 65 is formed by laser radiating process.
- the wiring layer 63 and the wiring layer 64 may be connected with a through-hole.
- the via-hole may be formed by photo-etching process.
- the mat layer 62 a can be formed by the above-described alkali process or plasma-ashing process.
- one surface of the insulation layer 62 is washed with a solution of around 10 wt % of NaOH for around 30 seconds so as to improve the wettability of the surface 62 a.
- the bonding strength can be improved.
- a sufficient bonding strength is obtained in the resultant hybrid wiring board.
- a wiring board that has high reliability a high resistance to thermal load and mechanical load
- FIG. 15 is a sectional view showing the structure of a hybrid wiring board according to a seventh embodiment of the present invention.
- a hybrid wiring board 10 is a laminate wiring board that has four wring layers 11 , 12 , 13 , and 14 .
- the wiring layer 11 and the wiring layer 12 are insulated with a first insulation layer 21 that is a rigid layer.
- the wiring layer 13 and the wiring layer 14 are insulated with a second insulation layer 22 that is a flexible layer.
- the wiring layer 11 and the wiring layer 14 are insulated with a third insulation layer 23 that is more rigid than the second insulation layer 22 .
- the wiring layers 11 , 12 , 13 , and 14 have land portions 11 a, 12 a, 13 a, and 14 a as parts of respective wiring patterns.
- the wiring layers 11 , 12 , 13 , and 14 are formed by patterning conductive metal foil such as copper foil.
- the first insulation layer 21 is made of prepreg of which a glass cloth is impregnated with BT resin.
- the second insulation layer 22 is made of polyimide film.
- the third insulation layer 23 is made of prepreg of which a glass cloth is impregnated with epoxy denatured polyimide.
- the first insulation layer 21 and the third insulation layer 23 are structured as rigid layers.
- the second insulation layer 22 is structured as a flexible layer.
- the wiring layers 11 and 12 disposed on both the surfaces of the first insulation layer 21 (rigid layer) and the wiring layers 13 and 14 disposed on both the surfaces of the second insulation layer 22 (flexible layer) are electrically and mechanically connected with the third insulation layer 23 and a conductive pillar 32 that connects a first via land 11 a and a second via land 14 a.
- the third insulation layer 23 and the conductive pillar 32 function as interface means that connect the rigid portion and the flexible portion.
- the structure of the flexible substrate is used.
- the structure of the rigid substrate is used for a portion to which the flexible substrate is mounted.
- These interface means are structured with the third insulation layer and the conductive pillar 32 that connect the layers.
- the interface between the rigid substrate and the flexible substrate structured with the first via land 11 a that protrudes from the first insulation layer 21 to the third insulation layer 23
- the second via land 14 a that protrudes from the second insulation layer 22 to the third insulation layer 23
- the conductive pillar 32 that connects the first via land 11 a and the second via land 14 a .
- the diameter of the conductive pillar 32 whose outer peripheral surface is formed in one-sheet hyperboloid shape for example, can be decreased and thereby the wiring density can be improved.
- Such a conductive pillar is formed by repeatedly screen-printing a relevant material on the via land.
- the number of times of printing process should be increased.
- the wiring board according to the seventh embodiment of the present invention since the height of the conductive pillar 32 is further decreased, the number of times of the printing process can be decreased and thereby the yield can be remarkably improved.
- FIG. 16 is a sectional view showing the structure of a hybrid wiring board according to an eighth embodiment of the present invention.
- a hybrid wiring board 100 two flexible substrates made of a flexible insulation material such as polyimide film as insulation layers 101 and 102 are electrically and mechanically connected with an insulation resin layer 103 (such as the above-described third insulation layer) and a conductive pillar 107 .
- an insulation resin layer 103 such as the above-described third insulation layer
- a wiring layer 106 including a first via land 106 a is disposed on a first surface of the insulation layer 101 .
- a wiring layer 106 w including a second via land 106 b is disposed on a second surface of the insulation layer 101 .
- a wiring layer 104 including a first via land 104 a is disposed on a first surface of the insulation layer 102 .
- a wiring layer 104 w including a second via land 104 b is disposed on a second surface of the insulation layer 102 .
- a hole is formed between the first via land 106 a of the insulation layer 101 and the second via land 106 .
- a hole is formed between the first via land 104 a of the insulation layer 102 and the second via land 104 b. These holes are formed by laser radiating process or photo-etching process. These holes are filled with a conductive substance 105 by screen printing process or plating process.
- the two flexible substrates are electrically and mechanically connected with the insulation resin layer 103 and the conductive pillar 107 .
- the first via land 106 a disposed on the first surface of the insulation layer 101 protrudes to the insulation resin layer 103 .
- the via land 104 b disposed on the second surface of the insulation layer 102 protrudes to the insulation resin layer 103 .
- the height of the conductive pillar 107 can be decreased in comparison with the structure of which one of the first via land 106 a and the second via land 104 b does not protrude to the insulation resin layer 103 .
- the diameter of the conductive pillar 107 can be decreased.
- the connecting reliability can be more improved.
- the diameter of the conductive pillar 107 can be decreased, it can be densely disposed. Thus, a wiring board with a fine L/S ratio can be accomplished.
- layers can be easily laminated without a tradeoff of the feature of the flexible substrate with a fine L/S ratio.
- an insulation material with a low dielectric constant such as polyimide and Teflon
- the present invention can be applied to a wiring board that mounts a semiconductor device with connection terminals disposed at a high density and operates at high speed.
- the height of the conductive pillar 107 can be decreased, the number of times of the screen-printing process for forming the conductive pillar 107 can be decreased. Thus, the yield of the wiring board with the conductive pillar 107 that connects layers can be improved.
- the type (rigid or flexible) of the substrates connected with the insulation resin layer and the conductive pillar is not limited.
- the present invention can be applied to a laminate of rigid substrates (a resin substrate and a ceramics substrate).
- FIG. 17 is a sectional view showing the structure of a semiconductor apparatus according to a ninth embodiment of the present invention.
- a semiconductor device 110 is mounted on a hybrid wiring board 100 shown in FIG. 16 with a conductive bump 111 by flip-chip bonding method.
- a via land 104 a disposed on a first surface of an insulation layer 102 and a connection terminal 110 a disposed on the semiconductor device 110 are connected with a conductive bump 111 made of solder, gold, or the like.
- the semiconductor apparatus according to the ninth embodiment of the present invention can be applied to a wiring board that mounts a semiconductor device with connection terminals disposed at a high density and that operates at high speed.
- conductive pillars 107 b are formed in a ball shape having a convex side surface.
- those conductive pillars 107 b are formed as same as conductive pillars 31 , 32 shown in FIG. 1 .
- conductive pillars shown through FIG. 1 through FIG. 16 can be formed in the ball shape.
- a shape of conductive pillar is not restricted as described, and it can be variably changed according to an electrical or a mechanical necessities.
- an area of an upper surface of the pillar and an area of bottom surface of the pillar can be different.
- FIGS. 18A, 18 B, and 18 C are sectional views showing a fabrication method of a hybrid wiring board according to a tenth embodiment of the present invention.
- PTHs 201 h and 202 h are formed in wiring substrates 201 and 202 that are double-sided copper-clad plates by a conventional drilling/plating method. Circuit patterns are formed on surfaces of the wiring substrates 201 and 202 (see FIG. 18 A).
- the through-holes 201 h and 202 h may be filled with a conductive substance.
- the through-holes 201 h and 202 h may be filled with an insulation resin.
- the through-holes 201 h and 202 h may be kept blank.
- a conductive pillar 107 is disposed on the PTH 201 h or 202 h, it is preferably filled with such a substance.
- the wiring substrates 201 and 202 are described as double-sided copper-clad plates.
- the wiring substrates 201 and 202 may be laminates (having three or more layers).
- the wiring substrates 201 and 202 may be flexible substrates.
- circuit patterns may have been formed on both surfaces of the wiring substrates 201 and 202 .
- circuit patterns may have been formed on inner surfaces of the wiring substrates 201 and 202 .
- the wiring patterns of the wiring substrates 201 and 202 are surface-finished by black oxide treatment, CZ process using CZ solution (Mech Company, LTD), alkali process, oxide washing process, or a combination thereof.
- a conductive pillar 107 in an almost conical shape is disposed on a via land 203 that is a part of a particular wiring pattern of the wiring substrate 201 by screen-printing process or the like.
- a prepreg 103 that is melting is coated on the entire surface of the conductive pillar 107 and then the conductive pillar 107 is pierced through the prepreg 103 .
- Examples of the material of the prepreg 103 is FR-4, high Tg FR-4, BT resin, PPE, or each of various bonding sheets, and thermoplastic film.
- epoxy denatured polyimide is preferably used.
- the head portion of the conductive pillar 107 exposed from the prepreg 103 is pressed in the axial direction of the conductive pillar 107 and thereby plastic-deformed (see FIG. 18 B).
- the wiring substrate 201 is aligned with the wiring substrate 202 and then laminated by pressing/heating process.
- so-called cushioning members are preferably disposed between press plates so as to protect the circuits patterns on the outer layers.
- the conductive pillar 107 is further plastic-deformed and thereby electrically connected to the via land 204 .
- the prepreg 103 in the semi-cure state is hardened in rigid C stage (see FIG. 18 C).
- circuit patterns are formed in the conventional method.
- the hybrid wiring board according to the tenth embodiment of the present invention is accomplished.
- the thickness between the two wiring substrates 201 and 202 (the thickest portion of the insulation layer 103 ) is in the range from around 50 to 80 ⁇ m and the thickness of the conductor layer including the via lands 203 and 204 is around 10 ⁇ m, the distance between the via lands 203 and 204 become around 30 to 60 ⁇ m.
- the final height of the conductive pillar 107 becomes in the range from around 30 to 60 ⁇ m.
- the height of the conductive pillar 107 is smaller than that of the conventional structure.
- the diameter of the conductive pillar 107 becomes in the range from around 100 ⁇ m to 300 ⁇ m.
- FIG. 19A, FIG. 19 B and FIG. 20 are a perspective view and sectional views showing the structure of a hybrid wiring board according to an eleventh embodiment of the present invention, respectively.
- a rigid layer 302 is integrally disposed at an area (first area) of a flexible wiring substrate 301 .
- the flexible wiring substrate 301 and the rigid layer 302 are electrically and mechanically connected with an insulation resin layer 302 i (such as prepreg that hardens) and a conductive pillar 107 .
- a via land 311 a disposed on a first surface of the flexible insulation layer 301 i and a via land 312 a disposed on the rigid layer 302 are connected with the conductive pillar 107 .
- the wiring layers 311 w and 313 w on both the surfaces of the flexible wiring substrate 301 are connected through a hole 301 h that is formed by laser radiating process or photo-etching process and that is filled with a conductive substance or that is plated.
- the rigid insulation resin layer 301 i is disposed at two positions.
- the rigid insulation resin layer 301 i may be disposed at one position or three or more positions.
- an area of a wiring board is flexible or rigid.
- the wiring board according to the eleventh embodiment of the present invention since layers thereof are connected with the conductive pillar 107 pierced through the insulation resin layer 302 i, the wiring board can be applied to a high density wiring circuit.
- a via land is disposed in such a manner that it protrudes so that the height of the conductive pillar 107 is smaller than the thickness of the insulation resin layer.
- the hybrid wiring board according to the eleventh embodiment of the present invention can be applied to wiring boards used for various portable information units such as a portable telephone unit, a portable VCR, and a note type personal computer, in particular, to those with a high mounting density.
- the wiring density, connecting reliability, and yield can be improved.
- a plurality of flexible wiring substrates can be effectively laminated with an insulation resin layer and a conductive pillar.
- the hybrid wiring board of the present invention since a circuit pattern on a rigid layer and a finer circuit pattern on a flexible layer can be connected with a conductive pillar, the mechanical/electrical connecting reliability and the yield can be improved.
- a conductive pillar that electrically connects a rigid layer and a flexible layer layers can be densely disposed.
- a flexible layer having a fine wiring pattern for a highly integrated semiconductor device can be connected to a rigid layer with a high reliability.
- the bonding strength between a rigid insulation layer and a flexible insulation layer can be improved.
- the reliability of the resultant hybrid wiring board can be remarkably improved against a thermal load and a mechanical load.
- a flexible wiring substrate that is suitable for a laminate of layers can be accomplished.
- a flexible substrate with a high bonding strength to a rigid wiring substrate or another flexible substrate can be accomplished.
- a rigid wiring substrate and a flexible wiring substrate can be electrically and mechanically connected with a high reliability.
- the bonding strength between the flexible substrate and the rigid substrate can be improved.
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Manufacturing & Machinery (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Power Engineering (AREA)
- Production Of Multi-Layered Print Wiring Board (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US09/983,202 US20020046880A1 (en) | 1997-06-03 | 2001-10-23 | Hybrid wiring board, semiconductor apparatus, flexible substrate, and fabrication method of hybrid wiring board |
Applications Claiming Priority (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP9-145452 | 1997-06-03 | ||
JP14545297 | 1997-06-03 | ||
JP34562697A JP3961092B2 (ja) | 1997-06-03 | 1997-12-15 | 複合配線基板、フレキシブル基板、半導体装置、および複合配線基板の製造方法 |
JP9-345626 | 1997-12-15 |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/983,202 Division US20020046880A1 (en) | 1997-06-03 | 2001-10-23 | Hybrid wiring board, semiconductor apparatus, flexible substrate, and fabrication method of hybrid wiring board |
Publications (1)
Publication Number | Publication Date |
---|---|
US6329610B1 true US6329610B1 (en) | 2001-12-11 |
Family
ID=26476558
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/088,095 Expired - Fee Related US6329610B1 (en) | 1997-06-03 | 1998-06-01 | Hybrid wiring board, semiconductor apparatus, flexible substrate, and fabrication method of hybrid wiring board |
US09/983,202 Abandoned US20020046880A1 (en) | 1997-06-03 | 2001-10-23 | Hybrid wiring board, semiconductor apparatus, flexible substrate, and fabrication method of hybrid wiring board |
Family Applications After (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/983,202 Abandoned US20020046880A1 (en) | 1997-06-03 | 2001-10-23 | Hybrid wiring board, semiconductor apparatus, flexible substrate, and fabrication method of hybrid wiring board |
Country Status (6)
Country | Link |
---|---|
US (2) | US6329610B1 (ja) |
JP (1) | JP3961092B2 (ja) |
KR (1) | KR19990006770A (ja) |
MY (1) | MY120988A (ja) |
SG (1) | SG77181A1 (ja) |
TW (1) | TW374974B (ja) |
Cited By (102)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20020003049A1 (en) * | 1999-12-29 | 2002-01-10 | Sanjay Dabral | Inline and "Y" input-output bus topology |
US6459046B1 (en) * | 2000-08-28 | 2002-10-01 | Matsushita Electric Industrial Co., Ltd. | Printed circuit board and method for producing the same |
US20030001287A1 (en) * | 2001-06-27 | 2003-01-02 | Intel Corporation | Flexible tape electronics packaging |
US6518514B2 (en) * | 2000-08-21 | 2003-02-11 | Matsushita Electric Industrial Co., Ltd. | Circuit board and production of the same |
US20030030985A1 (en) * | 2000-05-22 | 2003-02-13 | Murata Manufacturing Co., Ltd. | Laminated ceramic electroni component, production method therefor, and electronic device |
US6528734B2 (en) * | 2001-03-30 | 2003-03-04 | Nec Corporation | Semiconductor device and process for fabricating the same |
US6532651B1 (en) | 1998-05-14 | 2003-03-18 | Matsushita Electric Industrial Co., Ltd. | Circuit board and method of manufacturing the same |
US6565954B2 (en) | 1998-05-14 | 2003-05-20 | Matsushita Electric Industrial Co., Ltd. | Circuit board and method of manufacturing the same |
US6596948B1 (en) * | 2000-04-28 | 2003-07-22 | Hewlett-Packard Development Company, L.P. | Processor and power supply circuit |
US6603201B1 (en) * | 2002-10-23 | 2003-08-05 | Lsi Logic Corporation | Electronic substrate |
US20030155653A1 (en) * | 2002-02-18 | 2003-08-21 | North Corporation | Connecting member between wiring films, manufacturing method thereof, and manufacturing method of multilayer wiring substrate |
US6610934B2 (en) * | 2001-05-31 | 2003-08-26 | Hitachi, Ltd. | Semiconductor module and method of making the device |
US20030161129A1 (en) * | 2002-01-15 | 2003-08-28 | Sony Corporation | Flexible multilayer wiring board and manufacture method thereof |
US20030173676A1 (en) * | 2002-03-12 | 2003-09-18 | Shinko Electric Industries Co., Ltd. | Multi-layered semiconductor device and method of manufacturing same |
US20030178229A1 (en) * | 2001-03-14 | 2003-09-25 | Yukihiko Toyoda | Multilayered printed wiring board |
US20030227066A1 (en) * | 2002-06-07 | 2003-12-11 | Rumer Christopher L. | Microelectronic packaging and methods for thermally protecting package interconnects and components |
US6703565B1 (en) | 1996-09-06 | 2004-03-09 | Matsushita Electric Industrial Co., Ltd. | Printed wiring board |
US20040050585A1 (en) * | 2002-09-17 | 2004-03-18 | International Business Machines Corporation | Method to obtain high density signal wires with low resistance in an electronic package |
US6713687B2 (en) * | 2000-12-26 | 2004-03-30 | Denso Corporation | Printed wiring board and method for manufacturing printed wiring board |
US6717069B2 (en) * | 2000-03-30 | 2004-04-06 | Shinko Electric Industries Co., Ltd. | Surface-mounting substrate and structure comprising substrate and part mounted on the substrate |
US6734776B2 (en) * | 2002-03-13 | 2004-05-11 | Ford Global Technologies, Llc | Flex circuit relay |
US20040099960A1 (en) * | 2001-04-05 | 2004-05-27 | Sylvia Adae-Amoakoh | Economical high density chip carrier |
US20040104042A1 (en) * | 2001-01-30 | 2004-06-03 | Yoshihisa Takase | It laminating double-side circuit board, and production method therefor and multilayer printed circuit board using |
US20040156583A1 (en) * | 2002-08-07 | 2004-08-12 | Denso Corporation | Circuit board and circuit board connection structure |
US20040201096A1 (en) * | 2003-03-31 | 2004-10-14 | Tomoo Iijima | Wiring circuit board, manufacturing method for the wiring circuit board, and circuit module |
US6812576B1 (en) * | 2002-05-14 | 2004-11-02 | Applied Micro Circuits Corporation | Fanned out interconnect via structure for electronic package substrates |
US20040231878A1 (en) * | 2003-05-19 | 2004-11-25 | Takaaki Higashida | Electronic circuit connecting structure, and its connecting method |
US20040241903A1 (en) * | 2003-03-03 | 2004-12-02 | Tetsuya Otsuki | Wiring board, method of manufacturing the same, semiconductor device, and electronic instrument |
US20050048267A1 (en) * | 2002-05-28 | 2005-03-03 | Akira Tezuka | Optical element, optical element wafer, and manufacturing methods for the same |
US20050077083A1 (en) * | 2003-10-09 | 2005-04-14 | Mattix Dwight W. | Telescoping blind via in three-layer core |
US20050142693A1 (en) * | 2001-04-25 | 2005-06-30 | Hideki Higashitani | Semiconductor device with intermediate connector |
US20050140026A1 (en) * | 2001-09-07 | 2005-06-30 | Salmon Peter C. | Fabrication methods for electronic system modules |
US20050156319A1 (en) * | 2002-05-23 | 2005-07-21 | Stefano Oggioni | Structure of stacked vias in multiple layer electronic device carriers |
US6930395B2 (en) * | 2000-12-05 | 2005-08-16 | Matsushita Electric Industrial Co., Ltd. | Circuit substrate having improved connection reliability and a method for manufacturing the same |
US20050211465A1 (en) * | 2004-03-29 | 2005-09-29 | Shinko Electric Industries Co., Ltd. | Electronic parts packaging structure and method of manufacturing the same |
US20050265650A1 (en) * | 2004-05-27 | 2005-12-01 | Sunil Priyadarshi | Small profile, pluggable optical transceiver subassembly |
US20050263324A1 (en) * | 2003-05-22 | 2005-12-01 | Wong Kenneth D | Circuit board assembly employing solder vent hole |
EP1605739A1 (en) * | 2003-04-18 | 2005-12-14 | Ibiden Co., Ltd. | Rigid-flex wiring board |
US20060046464A1 (en) * | 2004-08-31 | 2006-03-02 | Masayuki Miura | Wiring substrate and semiconductor device using the same |
US7102085B2 (en) * | 2001-03-23 | 2006-09-05 | Ngk Spark Plug Co., Ltd. | Wiring substrate |
US20060226537A1 (en) * | 2004-12-06 | 2006-10-12 | International Business Machines Corporation | Multilayer circuit board and method of manufacturing the same |
US20060289203A1 (en) * | 2003-05-19 | 2006-12-28 | Dai Nippon Printing Co., Ltd. | Double-sided wiring board, double sided wiring board manufacturing method, and multilayer wiring board |
US7155820B2 (en) | 2000-06-14 | 2007-01-02 | Matsushita Electric Industrial Co., Ltd. | Method for manufacturing printed circuit board |
US20070013041A1 (en) * | 2003-06-02 | 2007-01-18 | Satoru Ishigaki | Flexible wiring board and flex-rigid wiring board |
US20070012475A1 (en) * | 2004-06-11 | 2007-01-18 | Ibiden Co., Ltd. | Rigid-flex wiring board and method for producing same |
US20070111375A1 (en) * | 2005-11-15 | 2007-05-17 | Manepalli Rahul N | Enhancing shock resistance in semiconductor packages |
US20070245554A1 (en) * | 2001-09-07 | 2007-10-25 | Hynix Semiconductor, Inc. | Fabrication Method For Electronic System Modules |
US20080017412A1 (en) * | 2006-07-18 | 2008-01-24 | Fujitsu Limited | Multilayer interconnection board |
US20080037233A1 (en) * | 2006-08-08 | 2008-02-14 | Yazaki Corporation | Printed wiring board and process for manufacturing the same |
US20080061437A1 (en) * | 2006-08-30 | 2008-03-13 | Sanyo Electric Co., Ltd. | Packaging board, semiconductor module, and portable apparatus |
US20080078571A1 (en) * | 2006-09-29 | 2008-04-03 | Sanyo Electric Co., Ltd. | Device mounting board and semiconductor module |
US20080173468A1 (en) * | 2007-01-18 | 2008-07-24 | Seiko Epson Corporation | Wiring substrate, method for manufacturing the same, and electronic apparatus |
US20080251280A1 (en) * | 2006-09-12 | 2008-10-16 | Fujikura Ltd. | Soldering structure between circuit boards |
US20080291655A1 (en) * | 2007-05-23 | 2008-11-27 | Samsung Electronics Co. Ltd. | Wiring substrate, semiconductor device package including the wiring substrate and methods of fabricating the same |
US20080289859A1 (en) * | 2004-06-10 | 2008-11-27 | Ibiden Co., Ltd. | Flex-Rigid Wiring Board and Manufacturing Method Thereof |
US20080303146A1 (en) * | 2007-06-07 | 2008-12-11 | Advanced Semiconductor Engineering, Inc. | Process for manufacturing substrate with bumps and substrate structure |
US20090038838A1 (en) * | 2007-08-08 | 2009-02-12 | Phoenix Precision Technology Corporation | Circuit board and method for fabricating the same |
US20090083975A1 (en) * | 2007-09-28 | 2009-04-02 | Samsung Electro-Mechanics Co., Ltd. | Method of interconnecting layers of a printed circuit board |
US20090139750A1 (en) * | 2006-07-05 | 2009-06-04 | Fujitsu Limited | Printed wiring board and printed circuit board unit and electronic apparatus |
US20090159318A1 (en) * | 2007-12-21 | 2009-06-25 | Samsung Electro-Mechanics Co., Ltd. | Printed circuit board and manufacturing method thereof |
US20090302485A1 (en) * | 2008-06-05 | 2009-12-10 | Powertech Technology Inc. | Laminate substrate and semiconductor package utilizing the substrate |
US20100047540A1 (en) * | 2008-08-21 | 2010-02-25 | National University Corporation Chiba University | Actuator using a multilayer composite material |
US20100140800A1 (en) * | 2008-03-25 | 2010-06-10 | Panasonic Corporation | Semiconductor device, and method of manufacturing multilayer wiring board and semiconductor device |
US20100297792A1 (en) * | 2005-09-27 | 2010-11-25 | Infineon Technologies Ag | Semiconductor device having a semiconductor chip, and method for the production thereof |
US20110120754A1 (en) * | 2007-08-24 | 2011-05-26 | Sumitomo Bakelite Company Limited | Multilayer wiring board and semiconductor device |
US20110198067A1 (en) * | 2006-06-08 | 2011-08-18 | International Business Machines Corporation | Sheet having high thermal conductivity and flexibility |
US20110247871A1 (en) * | 2010-04-12 | 2011-10-13 | Samsung Electronics Co., Ltd. | Multi-layer printed circuit board comprising film and method for fabricating the same |
US20120145447A1 (en) * | 2010-12-08 | 2012-06-14 | Samsung Electro-Mechanics Co., Ltd. | Via structure, method for forming the via structure, and circuit board with the via structure and method for manufacturing the circuit board |
US20120168205A1 (en) * | 2008-06-26 | 2012-07-05 | Samsung Electro-Mechanics Co., Ltd. | Method of manufacturing a printed circuit board |
US20120175162A1 (en) * | 2007-05-29 | 2012-07-12 | Samsung Electro-Mechanics Co., Ltd. | Printed circuit board |
US20120182703A1 (en) * | 2011-01-14 | 2012-07-19 | Harris Corporation, Corporation Of The State Of Delaware | Method of making an electronic device having a liquid crystal polymer solder mask laminated to an interconnect layer stack and related devices |
US20120192413A1 (en) * | 2009-12-17 | 2012-08-02 | Qing Ma | Glass core substrate for integrated circuit devices and methods of making the same |
US20120235141A1 (en) * | 2011-03-16 | 2012-09-20 | Kabushiki Kaisha Toshiba | Semiconductor memory system |
CN102738067A (zh) * | 2011-01-21 | 2012-10-17 | 新科金朋有限公司 | 半导体器件以及用于形成半导体封装的方法 |
US20130048355A1 (en) * | 2011-08-30 | 2013-02-28 | Ibiden Co., Ltd. | Printed wiring board |
US20130056250A1 (en) * | 2010-04-02 | 2013-03-07 | Haeun Chemtec Co., Ltd. | Method for Manufacturing a Double-Sided Printed Circuit Board |
US8421225B2 (en) * | 2003-07-02 | 2013-04-16 | Intel Corporation | Three-dimensional stacked substrate arrangements |
US20130242498A1 (en) * | 2007-06-28 | 2013-09-19 | Yonggang Li | Method of forming a substrate core structure using microvia laser drilling and conductive layer pre-patterning and substrate core structure formed according to the method |
US20140083757A1 (en) * | 2012-09-26 | 2014-03-27 | Zhen Ding Technology Co., Ltd. | Printed circuit board and method for manufacturing same |
GB2488265B (en) * | 2009-12-17 | 2014-04-30 | Intel Corp | Substrate for integrated circuit devices including multi-layer glass core and methods of making the same |
US20140166337A1 (en) * | 2011-07-20 | 2014-06-19 | Nippon Steel & Sumikin Materials Co., Ltd. | Insulating film-coated metal foil |
US20140225275A1 (en) * | 2013-02-13 | 2014-08-14 | Shinko Electric Industries Co., Ltd. | Wiring substrate and method of manufacturing the same |
US20140338955A1 (en) * | 2013-05-14 | 2014-11-20 | Samsung Electro-Mechanics Co., Ltd. | Printed circuit board |
US9001520B2 (en) | 2012-09-24 | 2015-04-07 | Intel Corporation | Microelectronic structures having laminated or embedded glass routing structures for high density packaging |
US20150101846A1 (en) * | 2013-10-14 | 2015-04-16 | Samsung Electro-Mechanics Co., Ltd. | Printed circuit board and method of manufacturing the same |
EP2820927A4 (en) * | 2012-03-14 | 2015-11-11 | Lg Innotek Co Ltd | CONDUCTOR PLATE AND METHOD FOR THE PRODUCTION THEREOF |
US20150327368A1 (en) * | 2014-05-07 | 2015-11-12 | Advanced Flexible Circuits Co., Ltd. | Interconnecting conduction structure for electrically connecting conductive traces of flexible circuit boards |
US20160037630A1 (en) * | 2014-08-01 | 2016-02-04 | Fujikura Ltd. | Multi-layer wiring board |
US20160133482A1 (en) * | 2013-03-12 | 2016-05-12 | Taiwan Semiconductor Manufacturing Company, Ltd. | System and Method for an Improved Interconnect Structure |
US20160163611A1 (en) * | 2014-12-03 | 2016-06-09 | International Business Machines Corporation | Laminate substrates having radial cut metallic planes |
US9445496B2 (en) | 2012-03-07 | 2016-09-13 | Intel Corporation | Glass clad microelectronic substrate |
CN107068845A (zh) * | 2017-05-19 | 2017-08-18 | 深圳大道半导体有限公司 | 组合式半导体结构及灯具 |
US20180145061A1 (en) * | 2016-11-21 | 2018-05-24 | Samsung Electronics Co., Ltd. | Semiconductor package |
US20180151546A1 (en) * | 2016-11-28 | 2018-05-31 | Taiwan Semiconductor Manufacturing Co., Ltd. | Package structure and method of forming thereof |
US10204879B2 (en) | 2011-01-21 | 2019-02-12 | STATS ChipPAC Pte. Ltd. | Semiconductor device and method of forming wafer-level interconnect structures with advanced dielectric characteristics |
US20190098755A1 (en) * | 2016-03-24 | 2019-03-28 | Kyocera Corporation | Printed wiring board and method for manufacturing same |
US20190297731A1 (en) * | 2016-12-15 | 2019-09-26 | Toppan Printing Co., Ltd. | Wiring board, multilayer wiring board, and method of manufacturing wiring board |
US20220069489A1 (en) * | 2020-08-28 | 2022-03-03 | Unimicron Technology Corp. | Circuit board structure and manufacturing method thereof |
CN114449745A (zh) * | 2020-11-06 | 2022-05-06 | 互应化学工业株式会社 | 印刷布线板和印刷布线板的制造方法 |
US11360130B2 (en) | 2019-06-20 | 2022-06-14 | Schneider Electric USA, Inc. | Distributed electrical energy meter |
US20220256717A1 (en) * | 2021-02-08 | 2022-08-11 | Unimicron Technology Corp. | Circuit board structure and manufacturing method thereof |
US11456569B2 (en) | 2017-12-14 | 2022-09-27 | Veris Industries, Llc | Electrical fault detection for a modular busway |
Families Citing this family (64)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2001015920A (ja) * | 1999-06-30 | 2001-01-19 | Toshiba Corp | 多層プリント配線板及びその製造方法 |
JP2001185653A (ja) * | 1999-10-12 | 2001-07-06 | Fujitsu Ltd | 半導体装置及び基板の製造方法 |
JP2001217514A (ja) * | 2000-02-03 | 2001-08-10 | Denso Corp | 多層配線基板 |
US6404059B1 (en) * | 2000-02-08 | 2002-06-11 | Mitsubishi Denki Kabushiki Kaisha | Semiconductor device having a mounting structure and fabrication method thereof |
JP2001284813A (ja) | 2000-03-31 | 2001-10-12 | Mitsubishi Electric Corp | 多層配線板の製造方法 |
JP4895320B2 (ja) * | 2000-07-10 | 2012-03-14 | 日立化成工業株式会社 | 光導波路デバイスの製造方法 |
JP2008283226A (ja) * | 2000-10-18 | 2008-11-20 | Nec Corp | 半導体装置搭載用配線基板およびその製造方法、並びに半導体パッケージ |
US6867123B2 (en) * | 2001-02-08 | 2005-03-15 | Renesas Technology Corp. | Semiconductor integrated circuit device and its manufacturing method |
JP2001298274A (ja) * | 2001-03-13 | 2001-10-26 | Matsushita Electric Ind Co Ltd | 電子回路構成体 |
JP2003124312A (ja) * | 2001-10-15 | 2003-04-25 | Seiko Epson Corp | 半導体装置およびその製造方法 |
JP3998984B2 (ja) * | 2002-01-18 | 2007-10-31 | 富士通株式会社 | 回路基板及びその製造方法 |
JP4022180B2 (ja) * | 2002-07-11 | 2007-12-12 | 大日本印刷株式会社 | 多層配線基板の製造方法 |
JP4488684B2 (ja) | 2002-08-09 | 2010-06-23 | イビデン株式会社 | 多層プリント配線板 |
JP4289146B2 (ja) * | 2003-03-27 | 2009-07-01 | セイコーエプソン株式会社 | 三次元実装型半導体装置の製造方法 |
WO2004091268A1 (ja) * | 2003-04-07 | 2004-10-21 | Ibiden Co., Ltd. | 多層プリント配線板 |
US7202155B2 (en) * | 2003-08-15 | 2007-04-10 | Semiconductor Energy Laboratory Co., Ltd. | Method for manufacturing wiring and method for manufacturing semiconductor device |
US7223924B2 (en) * | 2003-09-23 | 2007-05-29 | Avago Technologies General Ip (Singapore) Pte. Ltd. | Via placement for layer transitions in flexible circuits with high density ball grid arrays |
US20050104374A1 (en) * | 2003-11-17 | 2005-05-19 | Steur Gunnar V.D. | Pull-out resistant compression fitting for fluid lines |
KR100753499B1 (ko) | 2004-02-13 | 2007-08-31 | 가부시키가이샤 무라타 세이사쿠쇼 | 전자 부품 및 그 제조 방법 |
JP2005322878A (ja) * | 2004-04-09 | 2005-11-17 | Dainippon Printing Co Ltd | 印刷配線基板の組付パネル、印刷配線基板の実装用単位シート、リジッド−フレキシブル基板及びこれらの製造方法 |
DE102004031878B3 (de) * | 2004-07-01 | 2005-10-06 | Epcos Ag | Elektrisches Mehrschichtbauelement mit zuverlässigem Lötkontakt |
JP2006066458A (ja) * | 2004-08-24 | 2006-03-09 | Sharp Corp | 多層プリント配線板及び多層プリント配線板の製造方法 |
KR100691319B1 (ko) * | 2004-09-15 | 2007-03-12 | 엘지.필립스 엘시디 주식회사 | 유기 박막 트랜지스터 및 그의 제조 방법 |
US7289336B2 (en) * | 2004-10-28 | 2007-10-30 | General Electric Company | Electronic packaging and method of making the same |
KR100594299B1 (ko) * | 2004-10-29 | 2006-06-30 | 삼성전자주식회사 | 유연성 인쇄 회로 및 이것이 구비된 하드 디스크 드라이브 |
US7745912B2 (en) * | 2005-03-25 | 2010-06-29 | Intel Corporation | Stress absorption layer and cylinder solder joint method and apparatus |
JP4829585B2 (ja) * | 2005-10-12 | 2011-12-07 | 日本電気株式会社 | 配線基板及び半導体装置 |
JP4923510B2 (ja) * | 2005-10-19 | 2012-04-25 | 大日本印刷株式会社 | リジッド−フレキシブル基板及びその製造方法 |
JP4892924B2 (ja) * | 2005-10-21 | 2012-03-07 | パナソニック株式会社 | 多層プリント配線基板及びその製造方法 |
JP4183199B2 (ja) | 2005-12-28 | 2008-11-19 | インターナショナル・ビジネス・マシーンズ・コーポレーション | 半導体パッケージ及びその製造方法 |
KR100744994B1 (ko) * | 2006-01-25 | 2007-08-02 | 삼성전기주식회사 | 다층 인쇄회로기판 및 그 제조방법 |
JP4934325B2 (ja) * | 2006-02-17 | 2012-05-16 | 株式会社フジクラ | プリント配線板の接続構造及びプリント配線板の接続方法 |
US20080036097A1 (en) * | 2006-08-10 | 2008-02-14 | Teppei Ito | Semiconductor package, method of production thereof and encapsulation resin |
JP4926676B2 (ja) * | 2006-12-04 | 2012-05-09 | 日本メクトロン株式会社 | 多層プリント配線板の製造方法 |
KR20080111701A (ko) * | 2007-06-19 | 2008-12-24 | 삼성전기주식회사 | 실장기판 및 그 제조방법 |
KR20090003880A (ko) * | 2007-07-05 | 2009-01-12 | 삼성전기주식회사 | 매립패턴 기판 및 그 제조 방법 |
US8193092B2 (en) | 2007-07-31 | 2012-06-05 | Micron Technology, Inc. | Semiconductor devices including a through-substrate conductive member with an exposed end and methods of manufacturing such semiconductor devices |
US8238114B2 (en) | 2007-09-20 | 2012-08-07 | Ibiden Co., Ltd. | Printed wiring board and method for manufacturing same |
KR100867150B1 (ko) | 2007-09-28 | 2008-11-06 | 삼성전기주식회사 | 칩 캐패시터가 내장된 인쇄회로기판 및 칩 캐패시터의 내장방법 |
JP5289880B2 (ja) * | 2007-10-12 | 2013-09-11 | 新光電気工業株式会社 | 配線基板 |
TWI352412B (en) * | 2008-03-03 | 2011-11-11 | Advanced Semiconductor Eng | Multi-chip package structure and method of fabrica |
JP2009252942A (ja) * | 2008-04-04 | 2009-10-29 | Dainippon Printing Co Ltd | 部品内蔵配線板、部品内蔵配線板の製造方法 |
KR101013555B1 (ko) * | 2008-10-09 | 2011-02-14 | 주식회사 하이닉스반도체 | 반도체 패키지 및 이의 제조 방법 |
KR101015780B1 (ko) * | 2008-12-19 | 2011-02-18 | 주식회사 심텍 | 미세 패턴을 포함하는 인쇄회로기판 및 그 제조 방법 |
JP4473935B1 (ja) * | 2009-07-06 | 2010-06-02 | 新光電気工業株式会社 | 多層配線基板 |
KR101067199B1 (ko) * | 2009-07-07 | 2011-09-22 | 삼성전기주식회사 | 인쇄회로기판 및 그 제조방법 |
US9136286B2 (en) * | 2009-08-07 | 2015-09-15 | Semiconductor Energy Laboratory Co., Ltd. | Display panel and electronic book |
CN102045939B (zh) * | 2009-10-19 | 2014-04-30 | 巨擘科技股份有限公司 | 柔性多层基板的金属层结构及其制造方法 |
US8759691B2 (en) * | 2010-07-09 | 2014-06-24 | Ibiden Co., Ltd. | Wiring board and method for manufacturing the same |
US8946904B2 (en) * | 2010-08-27 | 2015-02-03 | Avago Technologies General Ip (Singapore) Pte. Ltd. | Substrate vias for heat removal from semiconductor die |
JP2013046054A (ja) * | 2011-08-23 | 2013-03-04 | Samsung Electro-Mechanics Co Ltd | 半導体パッケージ基板及び半導体パッケージ基板の製造方法 |
US9093164B2 (en) * | 2011-11-17 | 2015-07-28 | International Business Machines Corporation | Redundant via structure for metal fuse applications |
US9040837B2 (en) * | 2011-12-14 | 2015-05-26 | Ibiden Co., Ltd. | Wiring board and method for manufacturing the same |
CN103517558B (zh) * | 2012-06-20 | 2017-03-22 | 碁鼎科技秦皇岛有限公司 | 封装基板制作方法 |
JP5733378B2 (ja) * | 2013-12-03 | 2015-06-10 | 大日本印刷株式会社 | 部品内蔵配線板、部品内蔵配線板の製造方法 |
WO2015166588A1 (ja) * | 2014-05-02 | 2015-11-05 | 株式会社メイコー | 部品内蔵リジッドフレックス基板 |
DE102014210895A1 (de) * | 2014-06-06 | 2015-12-17 | Continental Automotive Gmbh | Mehrlagige Leiterplatte und Verfahren zu dessen Herstellung |
KR101678162B1 (ko) * | 2015-07-01 | 2016-11-21 | 서울대학교산학협력단 | 유연성 소자용 접속 구조물 및 이의 제조 방법 |
DE102016219732A1 (de) | 2016-10-11 | 2018-04-12 | Continental Automotive Gmbh | Verfahren zur Herstellung einer mehrlagigen Leiterplatte |
EP3322267A1 (en) * | 2016-11-10 | 2018-05-16 | AT & S Austria Technologie & Systemtechnik Aktiengesellschaft | Component carrier with adhesion promoting shape of wiring structure |
US20190172775A1 (en) * | 2017-12-04 | 2019-06-06 | Canon Components, Inc. | Flexible substrate and electronic device |
WO2019130496A1 (ja) * | 2017-12-27 | 2019-07-04 | 日立化成株式会社 | 積層体及びその製造方法 |
KR102577769B1 (ko) * | 2018-12-13 | 2023-09-13 | 엘지이노텍 주식회사 | 인쇄회로기판 및 이를 포함하는 안테나 모듈 |
EP3709779A1 (en) * | 2019-03-12 | 2020-09-16 | AT & S Austria Technologie & Systemtechnik Aktiengesellschaft | Component carrier and method of manufacturing the same |
Citations (16)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5041183A (en) * | 1988-02-15 | 1991-08-20 | Shin-Etsu Polymer Co., Ltd. | Method for the preparation of a hot-melt adhesive interconnector |
US5260170A (en) * | 1990-01-08 | 1993-11-09 | Motorola, Inc. | Dielectric layered sequentially processed circuit board |
US5286926A (en) * | 1991-04-16 | 1994-02-15 | Ngk Spark Plug Co., Ltd. | Integrated circuit package and process for producing same |
US5375042A (en) * | 1990-11-30 | 1994-12-20 | Hitachi, Ltd. | Semiconductor package employing substrate assembly having a pair of thin film circuits disposed one on each of oppositely facing surfaces of a thick film circuit |
US5378869A (en) | 1992-06-02 | 1995-01-03 | Amkor Electronics, Inc. | Method for forming an integrated circuit package with via interconnection |
US5389742A (en) * | 1983-05-11 | 1995-02-14 | Raychem Limited | Composite electrical insulator |
US5466892A (en) * | 1993-02-03 | 1995-11-14 | Zycon Corporation | Circuit boards including capacitive coupling for signal transmission and methods of use and manufacture |
US5473120A (en) * | 1992-04-27 | 1995-12-05 | Tokuyama Corporation | Multilayer board and fabrication method thereof |
US5495665A (en) * | 1994-11-04 | 1996-03-05 | International Business Machines Corporation | Process for providing a landless via connection |
US5510216A (en) * | 1993-08-25 | 1996-04-23 | Shipley Company Inc. | Selective metallization process |
US5576519A (en) * | 1994-01-04 | 1996-11-19 | Dell U.S.A., L.P. | Anisotropic interconnect methodology for cost effective manufacture of high density printed wiring boards |
US5600103A (en) | 1993-04-16 | 1997-02-04 | Kabushiki Kaisha Toshiba | Circuit devices and fabrication method of the same |
JPH0964542A (ja) | 1995-08-23 | 1997-03-07 | Sony Corp | 多層プリント配線板 |
US5744758A (en) * | 1995-08-11 | 1998-04-28 | Shinko Electric Industries Co., Ltd. | Multilayer circuit board and process of production thereof |
US5876842A (en) * | 1995-06-07 | 1999-03-02 | International Business Machines Corporation | Modular circuit package having vertically aligned power and signal cores |
US6010769A (en) * | 1995-11-17 | 2000-01-04 | Kabushiki Kaisha Toshiba | Multilayer wiring board and method for forming the same |
-
1997
- 1997-12-15 JP JP34562697A patent/JP3961092B2/ja not_active Expired - Fee Related
-
1998
- 1998-06-01 US US09/088,095 patent/US6329610B1/en not_active Expired - Fee Related
- 1998-06-01 TW TW087108534A patent/TW374974B/zh active
- 1998-06-02 MY MYPI98002463A patent/MY120988A/en unknown
- 1998-06-03 SG SG1998001194A patent/SG77181A1/en unknown
- 1998-06-03 KR KR1019980021194A patent/KR19990006770A/ko not_active Application Discontinuation
-
2001
- 2001-10-23 US US09/983,202 patent/US20020046880A1/en not_active Abandoned
Patent Citations (16)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5389742A (en) * | 1983-05-11 | 1995-02-14 | Raychem Limited | Composite electrical insulator |
US5041183A (en) * | 1988-02-15 | 1991-08-20 | Shin-Etsu Polymer Co., Ltd. | Method for the preparation of a hot-melt adhesive interconnector |
US5260170A (en) * | 1990-01-08 | 1993-11-09 | Motorola, Inc. | Dielectric layered sequentially processed circuit board |
US5375042A (en) * | 1990-11-30 | 1994-12-20 | Hitachi, Ltd. | Semiconductor package employing substrate assembly having a pair of thin film circuits disposed one on each of oppositely facing surfaces of a thick film circuit |
US5286926A (en) * | 1991-04-16 | 1994-02-15 | Ngk Spark Plug Co., Ltd. | Integrated circuit package and process for producing same |
US5473120A (en) * | 1992-04-27 | 1995-12-05 | Tokuyama Corporation | Multilayer board and fabrication method thereof |
US5378869A (en) | 1992-06-02 | 1995-01-03 | Amkor Electronics, Inc. | Method for forming an integrated circuit package with via interconnection |
US5466892A (en) * | 1993-02-03 | 1995-11-14 | Zycon Corporation | Circuit boards including capacitive coupling for signal transmission and methods of use and manufacture |
US5600103A (en) | 1993-04-16 | 1997-02-04 | Kabushiki Kaisha Toshiba | Circuit devices and fabrication method of the same |
US5510216A (en) * | 1993-08-25 | 1996-04-23 | Shipley Company Inc. | Selective metallization process |
US5576519A (en) * | 1994-01-04 | 1996-11-19 | Dell U.S.A., L.P. | Anisotropic interconnect methodology for cost effective manufacture of high density printed wiring boards |
US5495665A (en) * | 1994-11-04 | 1996-03-05 | International Business Machines Corporation | Process for providing a landless via connection |
US5876842A (en) * | 1995-06-07 | 1999-03-02 | International Business Machines Corporation | Modular circuit package having vertically aligned power and signal cores |
US5744758A (en) * | 1995-08-11 | 1998-04-28 | Shinko Electric Industries Co., Ltd. | Multilayer circuit board and process of production thereof |
JPH0964542A (ja) | 1995-08-23 | 1997-03-07 | Sony Corp | 多層プリント配線板 |
US6010769A (en) * | 1995-11-17 | 2000-01-04 | Kabushiki Kaisha Toshiba | Multilayer wiring board and method for forming the same |
Non-Patent Citations (1)
Title |
---|
Austrian Patent Office Search Report, dated Feb. 25, 2000. |
Cited By (221)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7059039B2 (en) | 1996-09-06 | 2006-06-13 | Matsushita Electric Industrial Co., Ltd. | Method for producing printed wiring boards |
US20040148770A1 (en) * | 1996-09-06 | 2004-08-05 | Matsushita Electric Industrial Co., Ltd. | Method for producing printed wiring boards |
US6703565B1 (en) | 1996-09-06 | 2004-03-09 | Matsushita Electric Industrial Co., Ltd. | Printed wiring board |
US6565954B2 (en) | 1998-05-14 | 2003-05-20 | Matsushita Electric Industrial Co., Ltd. | Circuit board and method of manufacturing the same |
US6748652B2 (en) | 1998-05-14 | 2004-06-15 | Matsushita Electric Industrial Co., Ltd. | Circuit board and method of manufacturing the same |
US6532651B1 (en) | 1998-05-14 | 2003-03-18 | Matsushita Electric Industrial Co., Ltd. | Circuit board and method of manufacturing the same |
US6670558B2 (en) * | 1999-12-29 | 2003-12-30 | Intel Corporation | Inline and “Y” input-output bus topology |
US20020003049A1 (en) * | 1999-12-29 | 2002-01-10 | Sanjay Dabral | Inline and "Y" input-output bus topology |
US6717069B2 (en) * | 2000-03-30 | 2004-04-06 | Shinko Electric Industries Co., Ltd. | Surface-mounting substrate and structure comprising substrate and part mounted on the substrate |
US6596948B1 (en) * | 2000-04-28 | 2003-07-22 | Hewlett-Packard Development Company, L.P. | Processor and power supply circuit |
US6974916B2 (en) * | 2000-05-22 | 2005-12-13 | Murata Manufacturing Co., Ltd. | Laminated ceramic electronic component having via-hole conductors with different sectional sizes |
US20030030985A1 (en) * | 2000-05-22 | 2003-02-13 | Murata Manufacturing Co., Ltd. | Laminated ceramic electroni component, production method therefor, and electronic device |
US7155820B2 (en) | 2000-06-14 | 2007-01-02 | Matsushita Electric Industrial Co., Ltd. | Method for manufacturing printed circuit board |
US20030066683A1 (en) * | 2000-08-21 | 2003-04-10 | Matsushita Electric Industrial Co., Ltd. | Circuit board and production of the same |
US6518514B2 (en) * | 2000-08-21 | 2003-02-11 | Matsushita Electric Industrial Co., Ltd. | Circuit board and production of the same |
US6691409B2 (en) | 2000-08-21 | 2004-02-17 | Matsushita Electric Industrial Co., Ltd. | Method of producing a circuit board |
US20020192485A1 (en) * | 2000-08-27 | 2002-12-19 | Matsushita Electric Industrial Co., Ltd. | Printed circuit board and method for producing the same |
US6799369B2 (en) | 2000-08-28 | 2004-10-05 | Matsushita Electric Industrial Co., Ltd. | Printed circuit board and method for producing the same |
US6459046B1 (en) * | 2000-08-28 | 2002-10-01 | Matsushita Electric Industrial Co., Ltd. | Printed circuit board and method for producing the same |
US6930395B2 (en) * | 2000-12-05 | 2005-08-16 | Matsushita Electric Industrial Co., Ltd. | Circuit substrate having improved connection reliability and a method for manufacturing the same |
US20040066633A1 (en) * | 2000-12-26 | 2004-04-08 | Yoshitarou Yazaki | Method for manufacturing printed wiring board |
US6713687B2 (en) * | 2000-12-26 | 2004-03-30 | Denso Corporation | Printed wiring board and method for manufacturing printed wiring board |
US7188412B2 (en) * | 2000-12-26 | 2007-03-13 | Denso Corporation | Method for manufacturing printed wiring board |
US7151228B2 (en) * | 2001-01-30 | 2006-12-19 | Matsushita Electric Industrial Co., Ltd. | Laminating double-side circuit board, manufacturing method thereof, and multilayer printed circuit board using same |
US20040104042A1 (en) * | 2001-01-30 | 2004-06-03 | Yoshihisa Takase | It laminating double-side circuit board, and production method therefor and multilayer printed circuit board using |
US20030178229A1 (en) * | 2001-03-14 | 2003-09-25 | Yukihiko Toyoda | Multilayered printed wiring board |
US8030579B2 (en) | 2001-03-14 | 2011-10-04 | Ibiden Co., Ltd. | Multilayer printed wiring board |
US20110108311A1 (en) * | 2001-03-14 | 2011-05-12 | Ibiden Co., Ltd. | Multilayer printed wiring board |
US8324512B2 (en) | 2001-03-14 | 2012-12-04 | Ibiden Co., Ltd. | Multilayer printed wiring board |
US20080190658A1 (en) * | 2001-03-14 | 2008-08-14 | Ibiden Co., Ltd | Multilayer printed wiring board |
US9040843B2 (en) | 2001-03-14 | 2015-05-26 | Ibiden Co., Ltd. | Multilayer printed wiring board |
US7371974B2 (en) * | 2001-03-14 | 2008-05-13 | Ibiden Co., Ltd. | Multilayer printed wiring board |
US7102085B2 (en) * | 2001-03-23 | 2006-09-05 | Ngk Spark Plug Co., Ltd. | Wiring substrate |
US6528734B2 (en) * | 2001-03-30 | 2003-03-04 | Nec Corporation | Semiconductor device and process for fabricating the same |
US6998290B2 (en) | 2001-04-05 | 2006-02-14 | International Business Machines Corporation | Economical high density chip carrier |
US20040099960A1 (en) * | 2001-04-05 | 2004-05-27 | Sylvia Adae-Amoakoh | Economical high density chip carrier |
US6753612B2 (en) * | 2001-04-05 | 2004-06-22 | International Business Machines Corporation | Economical high density chip carrier |
US20050142693A1 (en) * | 2001-04-25 | 2005-06-30 | Hideki Higashitani | Semiconductor device with intermediate connector |
US7247508B2 (en) * | 2001-04-25 | 2007-07-24 | Matsushita Electric Industrial Co., Ltd. | Semiconductor device with intermediate connector |
US6610934B2 (en) * | 2001-05-31 | 2003-08-26 | Hitachi, Ltd. | Semiconductor module and method of making the device |
US20030001287A1 (en) * | 2001-06-27 | 2003-01-02 | Intel Corporation | Flexible tape electronics packaging |
US6800947B2 (en) * | 2001-06-27 | 2004-10-05 | Intel Corporation | Flexible tape electronics packaging |
US20050017345A1 (en) * | 2001-06-27 | 2005-01-27 | Intel Corporation | Flexible tape electronics packaging and methods of manufacture |
US20080079140A1 (en) * | 2001-09-07 | 2008-04-03 | Hynix Semiconductor, Inc. | Electronic system modules and method of fabricaton |
US8252635B2 (en) | 2001-09-07 | 2012-08-28 | Hynix Semiconductor Inc. | Electronic system modules and method of fabrication |
US20050140026A1 (en) * | 2001-09-07 | 2005-06-30 | Salmon Peter C. | Fabrication methods for electronic system modules |
US7615478B2 (en) | 2001-09-07 | 2009-11-10 | Hynix Semiconductor Inc. | Fabrication method for electronic system modules |
US7723156B2 (en) | 2001-09-07 | 2010-05-25 | Hynix Semiconductor Inc. | Electronic system modules and method of fabrication |
US20100297814A1 (en) * | 2001-09-07 | 2010-11-25 | Hynix Semiconductor Inc. | Electronic system modules and method of fabrication |
US8633584B2 (en) | 2001-09-07 | 2014-01-21 | SK Hynix Inc. | Electronic assembly with electronic compontent and interconnection assembly connected via conductive bump and mating well |
US20090243076A1 (en) * | 2001-09-07 | 2009-10-01 | Hynix Semiconductor, Inc. | Electronic system modules and method of fabrication |
US8581407B2 (en) | 2001-09-07 | 2013-11-12 | SK Hynix Inc. | Electronic system modules and method of fabrication |
US20080026557A1 (en) * | 2001-09-07 | 2008-01-31 | Hynix Semiconductor, Inc. | Electronic system modules and method of fabrication |
US20100007012A1 (en) * | 2001-09-07 | 2010-01-14 | Hynix Semiconductor Inc. | Electronic system modules |
US20070245554A1 (en) * | 2001-09-07 | 2007-10-25 | Hynix Semiconductor, Inc. | Fabrication Method For Electronic System Modules |
US9059070B2 (en) | 2001-09-07 | 2015-06-16 | SK Hynix Inc. | Electronic system modules and method of fabrication |
US7115818B2 (en) * | 2002-01-15 | 2006-10-03 | Sony Corporation | Flexible multilayer wiring board and manufacture method thereof |
US7185429B2 (en) | 2002-01-15 | 2007-03-06 | Sony Corporation | Manufacture method of a flexible multilayer wiring board |
US20060124351A1 (en) * | 2002-01-15 | 2006-06-15 | Sony Corporation | Flexible multilayer wiring board and manufacture method thereof |
US20030161129A1 (en) * | 2002-01-15 | 2003-08-28 | Sony Corporation | Flexible multilayer wiring board and manufacture method thereof |
US20030155653A1 (en) * | 2002-02-18 | 2003-08-21 | North Corporation | Connecting member between wiring films, manufacturing method thereof, and manufacturing method of multilayer wiring substrate |
US6884709B2 (en) * | 2002-02-18 | 2005-04-26 | North Corporation | Connecting member between wiring films, manufacturing method thereof, and manufacturing method of multilayer wiring substrate |
US7238603B2 (en) * | 2002-02-18 | 2007-07-03 | Tessera Interconnect Materials, Inc. | Connecting member between wiring films, manufacturing method thereof, and manufacturing method of multilayer wiring substrate |
US20050161804A1 (en) * | 2002-02-18 | 2005-07-28 | North Corporation | Connecting member between wiring films, manufacturing method thereof, and manufacturing method of multilayer wiring substrate |
US20030173676A1 (en) * | 2002-03-12 | 2003-09-18 | Shinko Electric Industries Co., Ltd. | Multi-layered semiconductor device and method of manufacturing same |
US6734776B2 (en) * | 2002-03-13 | 2004-05-11 | Ford Global Technologies, Llc | Flex circuit relay |
US6812576B1 (en) * | 2002-05-14 | 2004-11-02 | Applied Micro Circuits Corporation | Fanned out interconnect via structure for electronic package substrates |
US7319197B2 (en) * | 2002-05-23 | 2008-01-15 | International Business Machines Corporation | Structure of stacked vias in multiple layer electrode device carriers |
US20050156319A1 (en) * | 2002-05-23 | 2005-07-21 | Stefano Oggioni | Structure of stacked vias in multiple layer electronic device carriers |
US20050048267A1 (en) * | 2002-05-28 | 2005-03-03 | Akira Tezuka | Optical element, optical element wafer, and manufacturing methods for the same |
US20030227066A1 (en) * | 2002-06-07 | 2003-12-11 | Rumer Christopher L. | Microelectronic packaging and methods for thermally protecting package interconnects and components |
US20050214977A1 (en) * | 2002-06-07 | 2005-09-29 | Rumer Christopher L | Microelectronic packaging and methods for thermally protecting package interconnects and components |
US6911726B2 (en) * | 2002-06-07 | 2005-06-28 | Intel Corporation | Microelectronic packaging and methods for thermally protecting package interconnects and components |
US7417195B2 (en) * | 2002-08-07 | 2008-08-26 | Denso Corporation | Circuit board and circuit board connection structure |
US20040156583A1 (en) * | 2002-08-07 | 2004-08-12 | Denso Corporation | Circuit board and circuit board connection structure |
US20040050585A1 (en) * | 2002-09-17 | 2004-03-18 | International Business Machines Corporation | Method to obtain high density signal wires with low resistance in an electronic package |
US6762367B2 (en) * | 2002-09-17 | 2004-07-13 | International Business Machines Corporation | Electronic package having high density signal wires with low resistance |
US6603201B1 (en) * | 2002-10-23 | 2003-08-05 | Lsi Logic Corporation | Electronic substrate |
US7189598B2 (en) * | 2003-03-03 | 2007-03-13 | Seiko Epson Corporation | Wiring board, method of manufacturing the same, semiconductor device, and electronic instrument |
US20040241903A1 (en) * | 2003-03-03 | 2004-12-02 | Tetsuya Otsuki | Wiring board, method of manufacturing the same, semiconductor device, and electronic instrument |
US20100242270A1 (en) * | 2003-03-31 | 2010-09-30 | Tomoo Iijima | Wiring circuit board, manufacturing method for the wiring circuit board, and circuit module |
US20040201096A1 (en) * | 2003-03-31 | 2004-10-14 | Tomoo Iijima | Wiring circuit board, manufacturing method for the wiring circuit board, and circuit module |
EP1605739A1 (en) * | 2003-04-18 | 2005-12-14 | Ibiden Co., Ltd. | Rigid-flex wiring board |
US20060169485A1 (en) * | 2003-04-18 | 2006-08-03 | Katsuo Kawaguchi | Rigid-flex wiring board |
US20080105456A1 (en) * | 2003-04-18 | 2008-05-08 | Ibiden Co., Ltd. | Flex-rigid wiring board |
US7378596B2 (en) * | 2003-04-18 | 2008-05-27 | Ibiden Co., Ltd. | Rigid-flex wiring board |
EP1605739A4 (en) * | 2003-04-18 | 2009-08-19 | Ibiden Co Ltd | RIGID-FLEXIBLE CONNECTION CHART |
US7655869B2 (en) * | 2003-04-18 | 2010-02-02 | Ibiden Co., Ltd. | Flex-rigid wiring board |
US7214887B2 (en) * | 2003-05-19 | 2007-05-08 | Matsushita Electric Industrial Co., Ltd. | Electronic circuit connecting structure, and its connecting method |
US20040231878A1 (en) * | 2003-05-19 | 2004-11-25 | Takaaki Higashida | Electronic circuit connecting structure, and its connecting method |
US20060289203A1 (en) * | 2003-05-19 | 2006-12-28 | Dai Nippon Printing Co., Ltd. | Double-sided wiring board, double sided wiring board manufacturing method, and multilayer wiring board |
US20050263324A1 (en) * | 2003-05-22 | 2005-12-01 | Wong Kenneth D | Circuit board assembly employing solder vent hole |
US20070013041A1 (en) * | 2003-06-02 | 2007-01-18 | Satoru Ishigaki | Flexible wiring board and flex-rigid wiring board |
US8421225B2 (en) * | 2003-07-02 | 2013-04-16 | Intel Corporation | Three-dimensional stacked substrate arrangements |
US7402758B2 (en) * | 2003-10-09 | 2008-07-22 | Qualcomm Incorporated | Telescoping blind via in three-layer core |
US20050077083A1 (en) * | 2003-10-09 | 2005-04-14 | Mattix Dwight W. | Telescoping blind via in three-layer core |
US20090250257A1 (en) * | 2004-03-29 | 2009-10-08 | Shinko Electric Industries Co., Ltd. | Electronic parts packaging structure and method of manufacturing the same |
US20050211465A1 (en) * | 2004-03-29 | 2005-09-29 | Shinko Electric Industries Co., Ltd. | Electronic parts packaging structure and method of manufacturing the same |
US7563987B2 (en) | 2004-03-29 | 2009-07-21 | Shinko Electric Industries Co., Ltd. | Electronic parts packaging structure and method of manufacturing the same |
US8003895B2 (en) | 2004-03-29 | 2011-08-23 | Shinko Electric Industries Co., Ltd. | Electronic parts packaging structure and method of manufacturing the same |
US7285728B2 (en) * | 2004-03-29 | 2007-10-23 | Shinko Electric Industries Co., Ltd. | Electronic parts packaging structure and method of manufacturing the same |
US20080011508A1 (en) * | 2004-03-29 | 2008-01-17 | Shinko Electric Industries Co., Ltd | Electronic parts packaging structure and method of manufacturing the same |
US20050265650A1 (en) * | 2004-05-27 | 2005-12-01 | Sunil Priyadarshi | Small profile, pluggable optical transceiver subassembly |
US20080289859A1 (en) * | 2004-06-10 | 2008-11-27 | Ibiden Co., Ltd. | Flex-Rigid Wiring Board and Manufacturing Method Thereof |
US8093502B2 (en) | 2004-06-10 | 2012-01-10 | Ibiden Co., Ltd. | Flex-rigid wiring board and manufacturing method thereof |
US20080107802A1 (en) * | 2004-06-11 | 2008-05-08 | Ibiden Co., Ltd. | Flex-rigid wiring board |
US7423219B2 (en) | 2004-06-11 | 2008-09-09 | Ibiden Co., Ltd. | Flex-rigid wiring board |
US20070012475A1 (en) * | 2004-06-11 | 2007-01-18 | Ibiden Co., Ltd. | Rigid-flex wiring board and method for producing same |
US20060046464A1 (en) * | 2004-08-31 | 2006-03-02 | Masayuki Miura | Wiring substrate and semiconductor device using the same |
US20060226537A1 (en) * | 2004-12-06 | 2006-10-12 | International Business Machines Corporation | Multilayer circuit board and method of manufacturing the same |
US7605075B2 (en) * | 2004-12-06 | 2009-10-20 | International Business Machines Corporation | Multilayer circuit board and method of manufacturing the same |
US20100297792A1 (en) * | 2005-09-27 | 2010-11-25 | Infineon Technologies Ag | Semiconductor device having a semiconductor chip, and method for the production thereof |
US8062928B2 (en) * | 2005-09-27 | 2011-11-22 | Infineon Technologies Ag | Semiconductor device having a semiconductor chip, and method for the production thereof |
US8574966B2 (en) | 2005-09-27 | 2013-11-05 | Infineon Technologies Ag | Semiconductor device having a semiconductor chip, and method for the production thereof |
US8168472B2 (en) | 2005-09-27 | 2012-05-01 | Infineon Technologies Ag | Semiconductor device having a semiconductor chip, and method for the production thereof |
US7718904B2 (en) * | 2005-11-15 | 2010-05-18 | Intel Corporation | Enhancing shock resistance in semiconductor packages |
US20070111375A1 (en) * | 2005-11-15 | 2007-05-17 | Manepalli Rahul N | Enhancing shock resistance in semiconductor packages |
US9179579B2 (en) * | 2006-06-08 | 2015-11-03 | International Business Machines Corporation | Sheet having high thermal conductivity and flexibility |
US20110198067A1 (en) * | 2006-06-08 | 2011-08-18 | International Business Machines Corporation | Sheet having high thermal conductivity and flexibility |
US20090139750A1 (en) * | 2006-07-05 | 2009-06-04 | Fujitsu Limited | Printed wiring board and printed circuit board unit and electronic apparatus |
US20080017412A1 (en) * | 2006-07-18 | 2008-01-24 | Fujitsu Limited | Multilayer interconnection board |
US7476814B2 (en) * | 2006-07-18 | 2009-01-13 | Fujitsu Limited | Multilayer interconnection board |
US7586754B2 (en) * | 2006-08-08 | 2009-09-08 | Yazaki Corporation | Printed wiring board and process for manufacturing the same |
US20080037233A1 (en) * | 2006-08-08 | 2008-02-14 | Yazaki Corporation | Printed wiring board and process for manufacturing the same |
US20080061437A1 (en) * | 2006-08-30 | 2008-03-13 | Sanyo Electric Co., Ltd. | Packaging board, semiconductor module, and portable apparatus |
US8115316B2 (en) * | 2006-08-30 | 2012-02-14 | Sanyo Electric Co., Ltd. | Packaging board, semiconductor module, and portable apparatus |
US20080251280A1 (en) * | 2006-09-12 | 2008-10-16 | Fujikura Ltd. | Soldering structure between circuit boards |
US20080078571A1 (en) * | 2006-09-29 | 2008-04-03 | Sanyo Electric Co., Ltd. | Device mounting board and semiconductor module |
US20080173468A1 (en) * | 2007-01-18 | 2008-07-24 | Seiko Epson Corporation | Wiring substrate, method for manufacturing the same, and electronic apparatus |
US20080291655A1 (en) * | 2007-05-23 | 2008-11-27 | Samsung Electronics Co. Ltd. | Wiring substrate, semiconductor device package including the wiring substrate and methods of fabricating the same |
US8266796B2 (en) * | 2007-05-23 | 2012-09-18 | Samsung Electronics Co., Ltd. | Method of fabricating a semiconductor device package |
US20120175162A1 (en) * | 2007-05-29 | 2012-07-12 | Samsung Electro-Mechanics Co., Ltd. | Printed circuit board |
US7999380B2 (en) * | 2007-06-07 | 2011-08-16 | Advanced Semiconductor Engineering, Inc. | Process for manufacturing substrate with bumps and substrate structure |
US20080303146A1 (en) * | 2007-06-07 | 2008-12-11 | Advanced Semiconductor Engineering, Inc. | Process for manufacturing substrate with bumps and substrate structure |
US20130242498A1 (en) * | 2007-06-28 | 2013-09-19 | Yonggang Li | Method of forming a substrate core structure using microvia laser drilling and conductive layer pre-patterning and substrate core structure formed according to the method |
US9648733B2 (en) * | 2007-06-28 | 2017-05-09 | Intel Corporation | Method of forming a substrate core structure using microvia laser drilling and conductive layer pre-patterning and substrate core structure formed according to the method |
US20090038838A1 (en) * | 2007-08-08 | 2009-02-12 | Phoenix Precision Technology Corporation | Circuit board and method for fabricating the same |
US8058568B2 (en) * | 2007-08-08 | 2011-11-15 | Unimicron Technology Corp. | Circuit board and method for fabricating the same |
US20110120754A1 (en) * | 2007-08-24 | 2011-05-26 | Sumitomo Bakelite Company Limited | Multilayer wiring board and semiconductor device |
US20090083975A1 (en) * | 2007-09-28 | 2009-04-02 | Samsung Electro-Mechanics Co., Ltd. | Method of interconnecting layers of a printed circuit board |
US20090159318A1 (en) * | 2007-12-21 | 2009-06-25 | Samsung Electro-Mechanics Co., Ltd. | Printed circuit board and manufacturing method thereof |
US20100140800A1 (en) * | 2008-03-25 | 2010-06-10 | Panasonic Corporation | Semiconductor device, and method of manufacturing multilayer wiring board and semiconductor device |
US8324740B2 (en) * | 2008-03-25 | 2012-12-04 | Panasonic Corporation | Semiconductor device, and method of manufacturing multilayer wiring board and semiconductor device |
US7919851B2 (en) * | 2008-06-05 | 2011-04-05 | Powertech Technology Inc. | Laminate substrate and semiconductor package utilizing the substrate |
US20090302485A1 (en) * | 2008-06-05 | 2009-12-10 | Powertech Technology Inc. | Laminate substrate and semiconductor package utilizing the substrate |
US20120168205A1 (en) * | 2008-06-26 | 2012-07-05 | Samsung Electro-Mechanics Co., Ltd. | Method of manufacturing a printed circuit board |
US20100047540A1 (en) * | 2008-08-21 | 2010-02-25 | National University Corporation Chiba University | Actuator using a multilayer composite material |
US9686861B2 (en) | 2009-12-17 | 2017-06-20 | Intel Corporation | Glass core substrate for integrated circuit devices and methods of making the same |
US9761514B2 (en) | 2009-12-17 | 2017-09-12 | Intel Corporation | Substrate for integrated circuit devices including multi-layer glass core and methods of making the same |
US10070524B2 (en) * | 2009-12-17 | 2018-09-04 | Intel Corporation | Method of making glass core substrate for integrated circuit devices |
US20120192413A1 (en) * | 2009-12-17 | 2012-08-02 | Qing Ma | Glass core substrate for integrated circuit devices and methods of making the same |
GB2488265B (en) * | 2009-12-17 | 2014-04-30 | Intel Corp | Substrate for integrated circuit devices including multi-layer glass core and methods of making the same |
US9420707B2 (en) | 2009-12-17 | 2016-08-16 | Intel Corporation | Substrate for integrated circuit devices including multi-layer glass core and methods of making the same |
US9313900B2 (en) * | 2010-04-02 | 2016-04-12 | Inktec Co., Ltd. | Method for manufacturing a double-sided printed circuit board |
US20130056250A1 (en) * | 2010-04-02 | 2013-03-07 | Haeun Chemtec Co., Ltd. | Method for Manufacturing a Double-Sided Printed Circuit Board |
US20110247871A1 (en) * | 2010-04-12 | 2011-10-13 | Samsung Electronics Co., Ltd. | Multi-layer printed circuit board comprising film and method for fabricating the same |
US20120145447A1 (en) * | 2010-12-08 | 2012-06-14 | Samsung Electro-Mechanics Co., Ltd. | Via structure, method for forming the via structure, and circuit board with the via structure and method for manufacturing the circuit board |
US8693203B2 (en) * | 2011-01-14 | 2014-04-08 | Harris Corporation | Method of making an electronic device having a liquid crystal polymer solder mask laminated to an interconnect layer stack and related devices |
US9059317B2 (en) | 2011-01-14 | 2015-06-16 | Harris Corporation | Method of making an electronic device having a liquid crystal polymer solder mask laminated to an interconnect layer stack and related devices |
US20120182703A1 (en) * | 2011-01-14 | 2012-07-19 | Harris Corporation, Corporation Of The State Of Delaware | Method of making an electronic device having a liquid crystal polymer solder mask laminated to an interconnect layer stack and related devices |
US9520365B2 (en) * | 2011-01-21 | 2016-12-13 | STATS ChipPAC Pte. Ltd. | Semiconductor device and method for forming semiconductor package having build-up interconnect structure over semiconductor die with different CTE insulating layers |
US10204879B2 (en) | 2011-01-21 | 2019-02-12 | STATS ChipPAC Pte. Ltd. | Semiconductor device and method of forming wafer-level interconnect structures with advanced dielectric characteristics |
US9875973B2 (en) | 2011-01-21 | 2018-01-23 | STATS ChipPAC Pte. Ltd. | Semiconductor device and method for forming semiconductor package having build-up interconnect structure over semiconductor die with different CTE insulating layers |
CN102738067A (zh) * | 2011-01-21 | 2012-10-17 | 新科金朋有限公司 | 半导体器件以及用于形成半导体封装的方法 |
CN102738067B (zh) * | 2011-01-21 | 2017-04-12 | 新科金朋有限公司 | 半导体器件以及用于形成半导体封装的方法 |
US8873265B2 (en) * | 2011-03-16 | 2014-10-28 | Kabushiki Kaisha Toshiba | Semiconductor memory system |
US11063031B2 (en) | 2011-03-16 | 2021-07-13 | Toshiba Memory Corporation | Semiconductor memory system |
TWI505439B (zh) * | 2011-03-16 | 2015-10-21 | Toshiba Kk | 半導體記憶體系統 |
US20120235141A1 (en) * | 2011-03-16 | 2012-09-20 | Kabushiki Kaisha Toshiba | Semiconductor memory system |
US9859264B2 (en) | 2011-03-16 | 2018-01-02 | Toshiba Memory Corporation | Semiconductor memory system |
US10388640B2 (en) | 2011-03-16 | 2019-08-20 | Toshiba Memory Corporation | Semiconductor memory system |
US9312215B2 (en) | 2011-03-16 | 2016-04-12 | Kabushiki Kaisha Toshiba | Semiconductor memory system |
US11705444B2 (en) | 2011-03-16 | 2023-07-18 | Kioxia Corporation | Semiconductor memory system |
US10607979B2 (en) | 2011-03-16 | 2020-03-31 | Toshiba Memory Corporation | Semiconductor memory system |
US9754632B2 (en) | 2011-03-16 | 2017-09-05 | Toshiba Memory Corporation | Semiconductor memory system |
US9437533B2 (en) | 2011-03-16 | 2016-09-06 | Kabushiki Kaisha Toshiba | Semiconductor memory system |
US9177690B2 (en) * | 2011-07-20 | 2015-11-03 | Nippon Steel & Sumikin Materials Co., Ltd. | Insulating film-coated metal foil |
US20140166337A1 (en) * | 2011-07-20 | 2014-06-19 | Nippon Steel & Sumikin Materials Co., Ltd. | Insulating film-coated metal foil |
US20130048355A1 (en) * | 2011-08-30 | 2013-02-28 | Ibiden Co., Ltd. | Printed wiring board |
US9445496B2 (en) | 2012-03-07 | 2016-09-13 | Intel Corporation | Glass clad microelectronic substrate |
US9793201B2 (en) | 2012-03-07 | 2017-10-17 | Intel Corporation | Glass clad microelectronic substrate |
EP2820927A4 (en) * | 2012-03-14 | 2015-11-11 | Lg Innotek Co Ltd | CONDUCTOR PLATE AND METHOD FOR THE PRODUCTION THEREOF |
US9642246B2 (en) | 2012-03-14 | 2017-05-02 | Lg Innotek Co., Ltd. | Printed circuit board and the method for manufacturing the same |
US10008452B2 (en) | 2012-09-24 | 2018-06-26 | Intel Corporation | Microelectronic structures having laminated or embedded glass routing structures for high density packaging |
US9642248B2 (en) | 2012-09-24 | 2017-05-02 | Intel Corporation | Microelectronic structures having laminated or embedded glass routing structures for high density packaging |
US9001520B2 (en) | 2012-09-24 | 2015-04-07 | Intel Corporation | Microelectronic structures having laminated or embedded glass routing structures for high density packaging |
US20140083757A1 (en) * | 2012-09-26 | 2014-03-27 | Zhen Ding Technology Co., Ltd. | Printed circuit board and method for manufacturing same |
US9295150B2 (en) * | 2012-09-26 | 2016-03-22 | Zhen Ding Technology Co., Ltd. | Method for manufacturing a printed circuit board |
US9455219B2 (en) * | 2013-02-13 | 2016-09-27 | Shinko Electric Industries Co., Ltd. | Wiring substrate and method of manufacturing the same |
US20140225275A1 (en) * | 2013-02-13 | 2014-08-14 | Shinko Electric Industries Co., Ltd. | Wiring substrate and method of manufacturing the same |
US10312204B2 (en) | 2013-03-12 | 2019-06-04 | Taiwan Semiconductor Manufacturing Company, Ltd. | System and method for an improved interconnect structure |
US20160133482A1 (en) * | 2013-03-12 | 2016-05-12 | Taiwan Semiconductor Manufacturing Company, Ltd. | System and Method for an Improved Interconnect Structure |
US9633870B2 (en) * | 2013-03-12 | 2017-04-25 | Taiwan Semiconductor Manufacturing Company, Ltd. | System and method for an improved interconnect structure |
US10043770B2 (en) * | 2013-03-12 | 2018-08-07 | Taiwan Semiconductor Manufacturing Company, Ltd. | System and method for an improved interconnect structure |
US20140338955A1 (en) * | 2013-05-14 | 2014-11-20 | Samsung Electro-Mechanics Co., Ltd. | Printed circuit board |
US20150101846A1 (en) * | 2013-10-14 | 2015-04-16 | Samsung Electro-Mechanics Co., Ltd. | Printed circuit board and method of manufacturing the same |
US20150327368A1 (en) * | 2014-05-07 | 2015-11-12 | Advanced Flexible Circuits Co., Ltd. | Interconnecting conduction structure for electrically connecting conductive traces of flexible circuit boards |
US9398692B2 (en) * | 2014-05-07 | 2016-07-19 | Advanced Flexible Circuits Co., Ltd. | Interconnecting conduction structure for electrically connecting conductive traces of flexible circuit boards |
US20160037630A1 (en) * | 2014-08-01 | 2016-02-04 | Fujikura Ltd. | Multi-layer wiring board |
US9699921B2 (en) * | 2014-08-01 | 2017-07-04 | Fujikura Ltd. | Multi-layer wiring board |
US9818682B2 (en) * | 2014-12-03 | 2017-11-14 | International Business Machines Corporation | Laminate substrates having radial cut metallic planes |
US20160163611A1 (en) * | 2014-12-03 | 2016-06-09 | International Business Machines Corporation | Laminate substrates having radial cut metallic planes |
US20190098755A1 (en) * | 2016-03-24 | 2019-03-28 | Kyocera Corporation | Printed wiring board and method for manufacturing same |
US10952320B2 (en) * | 2016-03-24 | 2021-03-16 | Kyocera Corporation | Printed wiring board and method for manufacturing same |
US10622340B2 (en) * | 2016-11-21 | 2020-04-14 | Samsung Electronics Co., Ltd. | Semiconductor package |
US20180145061A1 (en) * | 2016-11-21 | 2018-05-24 | Samsung Electronics Co., Ltd. | Semiconductor package |
US11133296B2 (en) | 2016-11-21 | 2021-09-28 | Samsung Electronics Co., Ltd. | Semiconductor package |
US11164852B2 (en) | 2016-11-28 | 2021-11-02 | Taiwan Semiconductor Manufacturing Co., Ltd. | Method of forming package structure |
US11817437B2 (en) | 2016-11-28 | 2023-11-14 | Taiwan Semiconductor Manufacturing Co., Ltd. | Method of forming package structure |
US10204889B2 (en) * | 2016-11-28 | 2019-02-12 | Taiwan Semiconductor Manufacturing Co., Ltd. | Package structure and method of forming thereof |
US20180151546A1 (en) * | 2016-11-28 | 2018-05-31 | Taiwan Semiconductor Manufacturing Co., Ltd. | Package structure and method of forming thereof |
US10966324B2 (en) * | 2016-12-15 | 2021-03-30 | Toppan Printing Co., Ltd. | Wiring board, multilayer wiring board, and method of manufacturing wiring board |
US20190297731A1 (en) * | 2016-12-15 | 2019-09-26 | Toppan Printing Co., Ltd. | Wiring board, multilayer wiring board, and method of manufacturing wiring board |
CN107068845A (zh) * | 2017-05-19 | 2017-08-18 | 深圳大道半导体有限公司 | 组合式半导体结构及灯具 |
CN107068845B (zh) * | 2017-05-19 | 2024-03-19 | 深圳大道半导体有限公司 | 组合式半导体结构及灯具 |
US11456569B2 (en) | 2017-12-14 | 2022-09-27 | Veris Industries, Llc | Electrical fault detection for a modular busway |
US11360130B2 (en) | 2019-06-20 | 2022-06-14 | Schneider Electric USA, Inc. | Distributed electrical energy meter |
US20220069489A1 (en) * | 2020-08-28 | 2022-03-03 | Unimicron Technology Corp. | Circuit board structure and manufacturing method thereof |
CN114449745A (zh) * | 2020-11-06 | 2022-05-06 | 互应化学工业株式会社 | 印刷布线板和印刷布线板的制造方法 |
US20220256717A1 (en) * | 2021-02-08 | 2022-08-11 | Unimicron Technology Corp. | Circuit board structure and manufacturing method thereof |
US11665832B2 (en) * | 2021-02-08 | 2023-05-30 | Unimicron Technology Corp. | Circuit board structure and manufacturing method thereof |
Also Published As
Publication number | Publication date |
---|---|
TW374974B (en) | 1999-11-21 |
JPH1154927A (ja) | 1999-02-26 |
KR19990006770A (ko) | 1999-01-25 |
SG77181A1 (en) | 2000-12-19 |
JP3961092B2 (ja) | 2007-08-15 |
US20020046880A1 (en) | 2002-04-25 |
MY120988A (en) | 2005-12-30 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6329610B1 (en) | Hybrid wiring board, semiconductor apparatus, flexible substrate, and fabrication method of hybrid wiring board | |
KR100338908B1 (ko) | 인쇄회로기판및그의제조방법과전자구성부품패키지및그의제조방법 | |
EP0805614B1 (en) | Multilayered wiring board, prefabricated material for multilayered wiring board, process of manufacturing multilayered wiring board, electronic parts package, and method for forming conductive pillar | |
US6184577B1 (en) | Electronic component parts device | |
US6323436B1 (en) | High density printed wiring board possessing controlled coefficient of thermal expansion with thin film redistribution layer | |
US7002080B2 (en) | Multilayer wiring board | |
US5719749A (en) | Printed circuit assembly with fine pitch flexible printed circuit overlay mounted to printed circuit board | |
US6869665B2 (en) | Wiring board with core layer containing inorganic filler | |
US20090241332A1 (en) | Circuitized substrate and method of making same | |
US20030035272A1 (en) | Solid via layer to layer interconnect | |
US20030127725A1 (en) | Metal wiring board, semiconductor device, and method for manufacturing the same | |
EP1145608A1 (en) | Printed circuit assembly having locally enhanced wiring density | |
KR100304396B1 (ko) | 반도체제조공정에서의평탄화를위한덴드라이트상호접속부재와그제조방법 | |
US6249045B1 (en) | Tented plated through-holes and method for fabrication thereof | |
KR100278570B1 (ko) | 전자 회로 패키지 및 다수의 도전성 표면을 전기적으로 접속하는 방법 | |
US6125531A (en) | Method of making a printed circuit board having filled holes and a fill member for use therewith including reinforcement means | |
JP3440174B2 (ja) | 多層プリント配線基板とその製造方法 | |
KR20080073648A (ko) | 다층 배선 기판 및 그 제조 방법 | |
US20020139570A1 (en) | Compliant multi-layered circuit board for pbga applications | |
CN108305864B (zh) | 端子 | |
Itagaki et al. | Packaging properties of ALIVH-CSP using SBB flip-chip bonding technology | |
JP2001077499A (ja) | 複合配線基板およびその製造方法、それに用いる配線基板、並びに半導体装置 | |
Itagaki et al. | Packaging properties of ALIVH-CSP using SBB flip-chip bonding technology | |
JPH11330654A (ja) | 配線基板及びその製造方法 | |
JPH06164145A (ja) | 多層配線板 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: KABUSHIKI KAISHA TOSHIBA, JAPAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:TAKUBO, CHIAKI;SATO, YOSHIZUMI;KOJIMA, TOMITSUGU;AND OTHERS;REEL/FRAME:009326/0506 Effective date: 19980527 |
|
CC | Certificate of correction | ||
FEPP | Fee payment procedure |
Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
FPAY | Fee payment |
Year of fee payment: 8 |
|
REMI | Maintenance fee reminder mailed | ||
LAPS | Lapse for failure to pay maintenance fees | ||
STCH | Information on status: patent discontinuation |
Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362 |
|
FP | Lapsed due to failure to pay maintenance fee |
Effective date: 20131211 |