TWI248173B - Semiconductor device and method of manufacturing the same - Google Patents
Semiconductor device and method of manufacturing the same Download PDFInfo
- Publication number
- TWI248173B TWI248173B TW093112000A TW93112000A TWI248173B TW I248173 B TWI248173 B TW I248173B TW 093112000 A TW093112000 A TW 093112000A TW 93112000 A TW93112000 A TW 93112000A TW I248173 B TWI248173 B TW I248173B
- Authority
- TW
- Taiwan
- Prior art keywords
- semiconductor device
- roughened
- semiconductor
- manufacturing
- mark
- Prior art date
Links
- 239000004065 semiconductor Substances 0.000 title claims abstract description 203
- 238000004519 manufacturing process Methods 0.000 title claims description 57
- 238000000034 method Methods 0.000 claims description 28
- 239000004020 conductor Substances 0.000 claims description 14
- 238000007788 roughening Methods 0.000 claims description 10
- 238000000926 separation method Methods 0.000 claims description 5
- 239000002023 wood Substances 0.000 claims 1
- 238000010330 laser marking Methods 0.000 abstract description 5
- 235000012431 wafers Nutrition 0.000 description 36
- 238000012360 testing method Methods 0.000 description 29
- 239000010410 layer Substances 0.000 description 20
- 239000000758 substrate Substances 0.000 description 15
- 230000003746 surface roughness Effects 0.000 description 13
- 230000003287 optical effect Effects 0.000 description 12
- 239000011347 resin Substances 0.000 description 12
- 229920005989 resin Polymers 0.000 description 12
- 238000007789 sealing Methods 0.000 description 12
- 238000005498 polishing Methods 0.000 description 9
- 230000015572 biosynthetic process Effects 0.000 description 7
- 238000009792 diffusion process Methods 0.000 description 7
- 239000003795 chemical substances by application Substances 0.000 description 6
- 238000005520 cutting process Methods 0.000 description 6
- 230000008569 process Effects 0.000 description 6
- 239000004925 Acrylic resin Substances 0.000 description 5
- 229920000178 Acrylic resin Polymers 0.000 description 5
- 239000000853 adhesive Substances 0.000 description 5
- 230000001070 adhesive effect Effects 0.000 description 5
- 230000001681 protective effect Effects 0.000 description 5
- MHAJPDPJQMAIIY-UHFFFAOYSA-N Hydrogen peroxide Chemical compound OO MHAJPDPJQMAIIY-UHFFFAOYSA-N 0.000 description 4
- 238000010586 diagram Methods 0.000 description 4
- 229910000679 solder Inorganic materials 0.000 description 4
- 229910001218 Gallium arsenide Inorganic materials 0.000 description 3
- 239000003822 epoxy resin Substances 0.000 description 3
- 238000005530 etching Methods 0.000 description 3
- 230000001678 irradiating effect Effects 0.000 description 3
- 239000000463 material Substances 0.000 description 3
- 238000000059 patterning Methods 0.000 description 3
- 229920000647 polyepoxide Polymers 0.000 description 3
- 230000011218 segmentation Effects 0.000 description 3
- 239000000126 substance Substances 0.000 description 3
- 238000004804 winding Methods 0.000 description 3
- KRHYYFGTRYWZRS-UHFFFAOYSA-N Fluorane Chemical compound F KRHYYFGTRYWZRS-UHFFFAOYSA-N 0.000 description 2
- 229920000106 Liquid crystal polymer Polymers 0.000 description 2
- 239000004977 Liquid-crystal polymers (LCPs) Substances 0.000 description 2
- QAOWNCQODCNURD-UHFFFAOYSA-N Sulfuric acid Chemical compound OS(O)(=O)=O QAOWNCQODCNURD-UHFFFAOYSA-N 0.000 description 2
- 239000002253 acid Substances 0.000 description 2
- 150000001412 amines Chemical class 0.000 description 2
- 238000004140 cleaning Methods 0.000 description 2
- 238000000576 coating method Methods 0.000 description 2
- 239000013078 crystal Substances 0.000 description 2
- 230000000694 effects Effects 0.000 description 2
- 239000007788 liquid Substances 0.000 description 2
- 238000012986 modification Methods 0.000 description 2
- 230000004048 modification Effects 0.000 description 2
- 239000004033 plastic Substances 0.000 description 2
- 229920003023 plastic Polymers 0.000 description 2
- 238000007639 printing Methods 0.000 description 2
- 238000012545 processing Methods 0.000 description 2
- 235000021251 pulses Nutrition 0.000 description 2
- 238000004528 spin coating Methods 0.000 description 2
- PEDCQBHIVMGVHV-UHFFFAOYSA-N Glycerine Chemical compound OCC(O)CO PEDCQBHIVMGVHV-UHFFFAOYSA-N 0.000 description 1
- 241000238631 Hexapoda Species 0.000 description 1
- 241001272720 Medialuna californiensis Species 0.000 description 1
- 235000010627 Phaseolus vulgaris Nutrition 0.000 description 1
- 244000046052 Phaseolus vulgaris Species 0.000 description 1
- 239000004642 Polyimide Substances 0.000 description 1
- BZHJMEDXRYGGRV-UHFFFAOYSA-N Vinyl chloride Chemical compound ClC=C BZHJMEDXRYGGRV-UHFFFAOYSA-N 0.000 description 1
- 239000012790 adhesive layer Substances 0.000 description 1
- 150000001408 amides Chemical class 0.000 description 1
- 230000004888 barrier function Effects 0.000 description 1
- 238000005452 bending Methods 0.000 description 1
- 230000005540 biological transmission Effects 0.000 description 1
- 238000005422 blasting Methods 0.000 description 1
- 239000003990 capacitor Substances 0.000 description 1
- 238000011109 contamination Methods 0.000 description 1
- 238000007796 conventional method Methods 0.000 description 1
- 239000008367 deionised water Substances 0.000 description 1
- 229910021641 deionized water Inorganic materials 0.000 description 1
- 238000011161 development Methods 0.000 description 1
- 230000018109 developmental process Effects 0.000 description 1
- 238000001035 drying Methods 0.000 description 1
- 235000013399 edible fruits Nutrition 0.000 description 1
- 239000003792 electrolyte Substances 0.000 description 1
- 229910052732 germanium Inorganic materials 0.000 description 1
- GNPVGFCGXDBREM-UHFFFAOYSA-N germanium atom Chemical compound [Ge] GNPVGFCGXDBREM-UHFFFAOYSA-N 0.000 description 1
- 239000011521 glass Substances 0.000 description 1
- 239000004519 grease Substances 0.000 description 1
- 238000010438 heat treatment Methods 0.000 description 1
- 238000005286 illumination Methods 0.000 description 1
- 230000001939 inductive effect Effects 0.000 description 1
- 229910052500 inorganic mineral Inorganic materials 0.000 description 1
- 239000003550 marker Substances 0.000 description 1
- 239000011159 matrix material Substances 0.000 description 1
- 230000007246 mechanism Effects 0.000 description 1
- 239000000155 melt Substances 0.000 description 1
- 238000002844 melting Methods 0.000 description 1
- 230000008018 melting Effects 0.000 description 1
- 239000011707 mineral Substances 0.000 description 1
- 238000004806 packaging method and process Methods 0.000 description 1
- 239000002245 particle Substances 0.000 description 1
- 230000000737 periodic effect Effects 0.000 description 1
- 238000000206 photolithography Methods 0.000 description 1
- 239000002985 plastic film Substances 0.000 description 1
- 229920006255 plastic film Polymers 0.000 description 1
- 238000007747 plating Methods 0.000 description 1
- 229920005575 poly(amic acid) Polymers 0.000 description 1
- 229920000768 polyamine Polymers 0.000 description 1
- 229920001721 polyimide Polymers 0.000 description 1
- 238000003825 pressing Methods 0.000 description 1
- 238000005070 sampling Methods 0.000 description 1
- 238000005488 sandblasting Methods 0.000 description 1
- 241000894007 species Species 0.000 description 1
- 238000004544 sputter deposition Methods 0.000 description 1
- 239000002344 surface layer Substances 0.000 description 1
- 238000001721 transfer moulding Methods 0.000 description 1
- 238000010023 transfer printing Methods 0.000 description 1
- 238000009281 ultraviolet germicidal irradiation Methods 0.000 description 1
- 229920002554 vinyl polymer Polymers 0.000 description 1
- 238000005406 washing Methods 0.000 description 1
- XLYOFNOQVPJJNP-UHFFFAOYSA-N water Chemical compound O XLYOFNOQVPJJNP-UHFFFAOYSA-N 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
- H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
- H01L21/563—Encapsulation of active face of flip-chip device, e.g. underfilling or underencapsulation of flip-chip, encapsulation preform on chip or mounting substrate
-
- E—FIXED CONSTRUCTIONS
- E06—DOORS, WINDOWS, SHUTTERS, OR ROLLER BLINDS IN GENERAL; LADDERS
- E06C—LADDERS
- E06C7/00—Component parts, supporting parts, or accessories
- E06C7/42—Ladder feet; Supports therefor
- E06C7/423—Ladder stabilising struts
-
- E—FIXED CONSTRUCTIONS
- E06—DOORS, WINDOWS, SHUTTERS, OR ROLLER BLINDS IN GENERAL; LADDERS
- E06C—LADDERS
- E06C7/00—Component parts, supporting parts, or accessories
- E06C7/42—Ladder feet; Supports therefor
- E06C7/44—Means for mounting ladders on uneven ground
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
- H01L21/683—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping
- H01L21/6835—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
- H01L21/683—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping
- H01L21/6835—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
- H01L21/6836—Wafer tapes, e.g. grinding or dicing support tapes
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/544—Marks applied to semiconductor devices or parts, e.g. registration marks, alignment structures, wafer maps
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L24/27—Manufacturing methods
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L24/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L24/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2221/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof covered by H01L21/00
- H01L2221/67—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere
- H01L2221/683—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping
- H01L2221/68304—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
- H01L2221/68327—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support used during dicing or grinding
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2221/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof covered by H01L21/00
- H01L2221/67—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere
- H01L2221/683—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping
- H01L2221/68304—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
- H01L2221/68327—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support used during dicing or grinding
- H01L2221/68336—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support used during dicing or grinding involving stretching of the auxiliary support post dicing
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2221/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof covered by H01L21/00
- H01L2221/67—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere
- H01L2221/683—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping
- H01L2221/68304—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
- H01L2221/6834—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support used to protect an active side of a device or wafer
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2223/00—Details relating to semiconductor or other solid state devices covered by the group H01L23/00
- H01L2223/544—Marks applied to semiconductor devices or parts
- H01L2223/54406—Marks applied to semiconductor devices or parts comprising alphanumeric information
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2223/00—Details relating to semiconductor or other solid state devices covered by the group H01L23/00
- H01L2223/544—Marks applied to semiconductor devices or parts
- H01L2223/54473—Marks applied to semiconductor devices or parts for use after dicing
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2223/00—Details relating to semiconductor or other solid state devices covered by the group H01L23/00
- H01L2223/544—Marks applied to semiconductor devices or parts
- H01L2223/54473—Marks applied to semiconductor devices or parts for use after dicing
- H01L2223/5448—Located on chip prior to dicing and remaining on chip after dicing
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/023—Redistribution layers [RDL] for bonding areas
- H01L2224/0237—Disposition of the redistribution layers
- H01L2224/02377—Fan-in arrangement
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/05001—Internal layers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/05001—Internal layers
- H01L2224/05005—Structure
- H01L2224/05008—Bonding area integrally formed with a redistribution layer on the semiconductor or solid-state body, e.g.
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/05001—Internal layers
- H01L2224/0502—Disposition
- H01L2224/05022—Disposition the internal layer being at least partially embedded in the surface
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/05001—Internal layers
- H01L2224/0502—Disposition
- H01L2224/05024—Disposition the internal layer being disposed on a redistribution layer on the semiconductor or solid-state body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/05001—Internal layers
- H01L2224/05099—Material
- H01L2224/051—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/05138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/05139—Silver [Ag] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/05001—Internal layers
- H01L2224/05099—Material
- H01L2224/051—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/05138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/05147—Copper [Cu] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/05001—Internal layers
- H01L2224/05099—Material
- H01L2224/051—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/05138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/05155—Nickel [Ni] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/05001—Internal layers
- H01L2224/05099—Material
- H01L2224/051—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/05163—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than 1550°C
- H01L2224/05166—Titanium [Ti] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/05599—Material
- H01L2224/056—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/05638—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/05647—Copper [Cu] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/27—Manufacturing methods
- H01L2224/274—Manufacturing methods by blanket deposition of the material of the layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73201—Location after the connecting process on the same surface
- H01L2224/73203—Bump and layer connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
- H01L2224/818—Bonding techniques
- H01L2224/81801—Soldering or alloying
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/02—Bonding areas ; Manufacturing methods related thereto
- H01L24/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L24/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/00013—Fully indexed content
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01005—Boron [B]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01006—Carbon [C]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01019—Potassium [K]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01029—Copper [Cu]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01033—Arsenic [As]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01047—Silver [Ag]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01074—Tungsten [W]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01078—Platinum [Pt]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/013—Alloys
- H01L2924/014—Solder alloys
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/102—Material of the semiconductor or solid state bodies
- H01L2924/1025—Semiconducting materials
- H01L2924/1026—Compound semiconductors
- H01L2924/1032—III-V
- H01L2924/10329—Gallium arsenide [GaAs]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/12—Passive devices, e.g. 2 terminal devices
- H01L2924/1204—Optical Diode
- H01L2924/12042—LASER
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/30—Technical effects
- H01L2924/301—Electrical effects
- H01L2924/30105—Capacitance
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/30—Technical effects
- H01L2924/301—Electrical effects
- H01L2924/30107—Inductance
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Power Engineering (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- Manufacturing & Machinery (AREA)
- General Physics & Mathematics (AREA)
- Physics & Mathematics (AREA)
- Mechanical Engineering (AREA)
- Dicing (AREA)
- Testing Or Measuring Of Semiconductors Or The Like (AREA)
- Laser Beam Processing (AREA)
- Structures Or Materials For Encapsulating Or Coating Semiconductor Devices Or Solid State Devices (AREA)
Description
1248173 玫、發明說明: 【發明所屬之技樹領域 發明領域 本發明有關一具有一諸如安I在基材上的互連件圖 5案等組件之半導體裝置及其製造方法,更特定言之,有關 一具有一其上列印有包括裝置本身型號名稱及批號專產品 資訊件的下表面之半導體裝置及其製造方法。 發明背景 10 在封裝一由Si或GaAs製成的半導體裝置時,利用直接 面朝下之覆晶連接來使裝置不佔體積且具有輕的重量。經 封裝的半導體裝置總是進行一測試步驟。基於此原因,譬 如如同日本專利申請案KOKAI公告2000-114129、 2001-85285、8-191038及4-106960號所描述,利用墨水或雷 15 射標記將包括裝置本身型號名稱及批號等產品資訊件以及 索引標記、測試標記及類似物列印在裝置的下表面上。 另一方面,因為此半導體裝置目的在於減小厚度,其 下表面通常以研磨器加以鏡面光製。因為下表面比產品資 訊及標記更有光澤,半導體裝置不適合由一用於產品資訊 20 及標記之光學測試設備加以自動測試。其對策譬如如同日 本專利申請案KOKAI公告2003-318335號所描述,形成一比 基材具有更低光反射率之墨水施加部。或者,經過鏡面光 製且具有產品資訊及標記之下表面係整體刻意受到表面粗 化。藉由此程序,依據產品資訊及標記來抑制對比。為此 1248173 ,利用一光學測試設備可辨識標記位置或可讀取半導體裝 置的產品資訊。 表面粗化的範例係為喷砂、使用研磨顆粒的拋磨、及 使用基於氫氟酸的酸劑之钱刻。藉由此表面粗化,半導體 5 裝置的下表面受到物理或化學性的不均勻研磨。這抑制了整 體下表面之光澤且可藉由一光學測試設備加以自動測試。 習知情形中,一半導體裝置的下表面係受到暫時性鏡 面光製。之後,在其上形成一產品資訊標記以及索引及測 試標記。然後,將下表面粗化。 10 然而,當進行表面粗化時,墨水所列印的標記會變成 部份看不見。對於雷射標記所形成之標記,其立體圖案受 到部份地磨刮。基於此原因,光學測試設備在自動測試方 面可能具有很低的標記辨識精確度。 為了避免此狀況,在表面粗化之後再度形成標記。然 15 而,當標記藉由墨水列印在經粗化表面上時,墨水產生污 潰而標記會模糊。因此,並未提供實用的解決方案。因為 立體圖案的緣故,即便雷射標記亦無法在經粗化表面上形 成穩定的圖案。故其亦未提供實用的解決方案。當施加喷 砂或使用混合酸劑的蝕刻時,只可粗化所需要之一部分。 20 然而,這些方法的缺點在於其需要諸如光微影、清理及沖 洗等許多的額外步驟。 如第1至5圖所示,一半導體裝置18包括一矽基材60、 密封樹脂28及複數個外部連接終端36。當半導體裝置沿著 分割線25分割並分離成半導體裝置16時,將一結合至切分 1248173 治具62之切分卷帶20提前結合至下表面,如第1圖所示。一 般的切分卷帶20係由一黏劑及一基膜構件所形成。對於黏 劑使用丙烯酸性樹脂。對於基膜材料使用氯乙烯樹脂。 為了使半導體裝置16從半導體裝置18分離,半導體裝 5 置18係被一專用切分刀刃17沿著分割線25分割,如第2圖所 示。然後,將半導體裝置放置在一由一包含一加熱器64的 階台66及一環68所構成之擴張器上,如第3圖所示。切分卷 帶20係由加熱器64加熱。之後,階台66及環68在第3圖中被 一已知的升降器機構往上推同時切分治具62固定不動。如 10 第3圖所示,半導體裝置16彼此之間的距離係隨著切分卷帶 20拉伸而增大,藉以使半導體裝置16彼此分離。如第4圖所 示,切分卷帶20在環68與切分治具62之間被分割且自階台 66脫離。切分卷帶20係由來自其下表面侧的紫外線70加以 輻照。作為切分卷帶20的黏劑之丙烯酸性樹脂的黏力係被 15 此紫外線輻照所減弱。在黏力減弱之後,從各半導體裝置 16的下表面移除切分卷帶20,如第5圖所示。 在此例中,如果對於一標記形成之立體圖案夠小,則 可從下表面容易地移除切分卷帶20。當立體圖案大到特定 程度時,切分卷帶20可沿著立體圖案熔接而難以移除。 20 【發明内容】 發明概要 已經考慮上述狀況而產生本發明,本發明之第一目的 係提供一種可利用影像處理精確地辨識即使經過鏡面光製 的下表面上所形成之產品資訊標記或類似物之半導體裝置 1248173 且因此可以光學測試設備來執行自動測試,且提供其製造 方法。 本發明之第二目的係提供一種可容易地移除一結合至 下表面的切分卷帶之半導體裝置及其製造方法。 5 為了達成上述目的,本發明採行下列手段。 根據本發明的第一型態,提供一具有一其上形成一外 部連接電極之第一表面及一與第一表面相對且處於鏡表面 狀態之第二表面之半導體裝置,一藉由雷射標記所粗化之 經粗化區係形成於第二表面的一部分上。經粗化區包含藉 10 由雷射標記所輸入之半導體裝置本身的產品貧訊。 根據本發明的第二型態,在第一型態的半導體裝置中 ,經粗化區由複數個坑洞形成,各坑洞包括一凹部及一位 於凹部周圍之突部。凹部的一底部與突部的一頂部之間的 差異係為1到10微米。 15 根據本發明的第三型態,在第一或第二型態的半導體 裝置中,經粗化區包括複數個坑洞,各坑洞包括凹部及位 於凹部周圍之突部。相鄰的坑洞並不重疊。 根據本發明的第四型態,在第一或第二型態的半導體 裝置中,經粗化區包括複數個坑洞,各坑洞包括凹部及位 20 於凹部周圍之突部。在相鄰坑洞之間沿著第二表面之一分 離距離係不大於沿著第二表面之坑洞的最大寬度。 根據本發明的第五型態,在第一至第四型態任一者之 半導體裝置中,決定出經粗化區的數量、尺寸、形狀及佈 設位置使其可在第二表面受到光輻照時從經粗化區與經粗 1248173 化區除外的一區之間的光反射率差異來讀取產品資訊。 根據本發明的第六型態,在第一至第五型態任一者之 半導體裝置中,經粗化區係包括半導體裝置本身的一由雷 射標記形成之索引標記。 5 根據本發明的第七型態,在製備一包括第一至第六型 態任一者的複數個半導體裝置之半導體裝置叢集之後,將 半導體裝置叢集分割成一預定尺寸以製造半導體裝置。 因此,本發明中,利用第一至第七型態之手段,可藉 由包括產品資訊標記及類似物之經粗化區來降低下表面的 10 對比。為此,當下表面受到光輻照時,可從經粗化區與一 未經粗化區之間的光反射率的差異來讀取產品資訊及類似物 。因此,可藉由一光學測試設備有效率地執行自動測試。 特別是當採行第二至第四型態之手段時,亦可容易地 移除一結合至下表面之切分卷帶。 15 本發明之額外目的及優點將由下文描述提供且部份地 由下文描述得知或者可經由實行本發明而瞭解。可藉由下 文特別指出的工具性手段及組合來實現及獲得本發明之目 的及優點。 圖式簡單說明 20 併入說明書而構成說明書的一部分之圖式係顯示本發 明的目前較佳實施例,且其連同上文的一般描述及下列較 佳實施例的詳細描述來說明本發明的原理。 第1圖顯示一種一般晶圓切分程序的一部分(切分卷帶 9 1248173 第2圖顯 示 般品 曰 切分:); 圓切分程序的一部分(半導體晶圓的 第3圖顯示一般晶圓切分程序的一部分(擴張); 5 10 15 20 =圖頜不一般晶圓切分程序的一部分(紫外線輻照); 图”、、員示一 4又晶圓切分程序的一部分(各半導體裝置 的楝取); ' 第6圖為顯不根據第一實施例之一半導體裝置的下表 面之一範例的平面圖; 第7圖為顯示半導體裝置的製造方法之—步驟(晶圓製 編康第—實施例之半導體裝置的—範例之縱剖視圖; 胺图Γ圖為顯科導辭L造方法之—㈣(聚酿亞 剖ϋ化)中根據第—實施例之半導體裝置的—範例之縱 成)中半導體裝置的製造方法之—步驟_形 」象弟-貫施例之半導體裝置的一範例之縱剖視圖; 賴圖為顯示半導體裳置造方法 圖案化)中舻搪μ 少驛(阻劑 視圖;實施例之半導體裝置的—範例之縱剖 佈==為顯示半導體裝置的製造方法之—步_分 第12圖/施例之半導體裝置的一範例之縱剖視圖; 回為顯示半導體裝置的製造方法之一 移除)中根據第t ^ (阻劑 圖; ““列之+導體裝置的-範例之縱剖視 第13圖為 具不半導體裝置的製造方法之—步 驟(乾瞑 10 1248173 阻劑圖案化及類似作用)中根據第一實施例之半導體妒置 的一範例之縱剖視圖; 第14圖為顯示半導體裝置的製造方法之一步驟(柱電 極形成)中根據第一實施例之半導體裝置的一範例之縱剖 5視圖; 17 第15圖為顯示半導體裝置的製造方法之一步驟(乾膜 阻劑移除)中根據第一實施例之半導體裝置的一範例之縱 剖視圖; 第16圖為顯示半導體裝置的製造方法之_步驟(ubm 1〇蝕刻)中根據第一實施例之半導體裝置的一範例之縱剖視 圖; 第17圖為顯示半導體裝置的製造方法之—步驟(密封 樹脂層形成)中根據第一實施例之半導體裝置的一範例之 縱剖視圖; 15 第18圖為顯示半導體裝置的製造方法之一步驟(表面 抛光)中根據第-實施例之半導體裝置的_範例之縱剖視 圖; 、 第19圖為顯示半導體裝置的製造方法之一步驟(保護 性卷帶結合)中根據第一實施例之半導體裝置的—範例2 20 縱剖視圖; * 第20圖為顯示半導體裝置的製造方法之一步驟(下表 面拋光)中根據第一實施例之半導體裝置的—範例之縱剖 視圖, 第21圖為顯示半導體裝置的製造方法之一步驟(外部 11 1248173 一實施例之半導體裝置的一範例 連接終端形成)中根據第 之縱剖視圖; ㈣圖為顯示半導體裝置的製造方法之-步驟(標記) 5 中根據第—實施例之半導體裝置的—範例之縱剖視圖; ^23圖為顯示_經粗化區的—範例之放大平面圖; 弟2 4圖頒不形成一條線之坑洞的平面圖及對應於此平 面圖的剖視圖; =25圖為顯示經粗化區的另—範例之放大圖面圖; 第26圖為顯示根據第一實施例之半導體裳置的下表面 10 之另一範例; 第27圖為顯示半導體裝置的製造方法之—步驟(切分 卷帶結合)中根據第-實施例之半導體裝置的—範例之縱 剖視圖; 第28圖為顯示半導體裝置的製造方法之-步驟(半導 b體晶圓切分)中根據第一實施例之半導體農置的一範例之 縱剖視圖; 第29圖為顯示半導體裝置的製造方法之—步驟(半導 體裝置的揀取)中根據第—實施例之半導體裝置的—範例 之縱剖視圖; 2〇 帛3〇圖為顯示根據第一實施例之半導體裝置的封裝結 構之一範例的縱剖視圖;及 第31圖為顯示根據第二實施例之半導體裝置的封裳結 構之一範例的縱剖視圖。 I:實施方式】 12 1248173 較佳實施例之詳細說明 發明的詳細描述 下文參照圖式來描述本發明的最佳實施模式。 與第1至5圖中相同的編號係代表圖中相同的元件。 5 (第一實施例) 第6圖為顯示根據本發明第一實施例之一半導體裝置 的下表面之一範例的平面圖。 根據此實施例之半導體裝置的一下表面10 (# a)係由一 研磨器或類似物加以鏡面光製。之後,一被雷射標記所粗 10 化之經粗化區14係形成於下表面的一部分上。經粗化區14 除外之一區係為一經鏡面光製的區12。 半導體裝置的一產品資訊標記14(#a)、一索引或測試標 記14(#b)及一對比調整標記14(#c)係形成於經粗化區14中。 接下來描述根據此實施例的一半導體裝置之製造方法。 15 首先,如第7圖所示,利用一正常方法將半導體元件形 成於由矽或GaAs製成的一半導體晶圓10的主動區域(未圖 示)上。在主動區域中連接至裝置之電極墊13係由一已知方 法形成。晶圓的整體表面除了電極墊13的表面外皆覆蓋有 一由PSG,NSG或其組合所製成之玻璃狀保護膜11。亦即, 20 製備出只有其電極墊13暴露於上表面之晶圓10。編號25代 表一分割線。晶圓10最後沿著分割線25切割以揀取各半導 體裝置16。 如第8圖所示,利用一諸如旋轉塗覆等塗覆方法將作為 感光前躺物的聚醯胺酸(polyamic acid)施加至約10微米厚 13 1248173 度。進行預烘烤以將聚胺酸(P〇lyamiC aCi(j)加熱及脫水並 予以固體化。所產生的一聚醯亞胺層15約有5微米的厚度。 所產生的結構利用一預定破璃罩幕在預定條件下曝光及顯 影,藉以將聚醯亞胺圖案化。聚醯亞胺再度後固化以將醯 5亞胺化比例增加至90%或更高,藉以形成最終的聚醯亞胺 層15。 形成於聚醯亞胺層15 如第9圖所示 10 15 20 表面上。為了形成UBM 19,譬如,隨後利用身為一種習知 方法的濺鍍藉由一預處理來形成一具有丨,〇〇〇至2,〇〇〇人厚度 的Τι層。隨後,形成一具有約4,5〇〇至7,5〇〇人厚度的層。 如第10圖所示,藉由-諸如旋轉塗覆等塗覆方法來施 加-感光㈣阻劑2通體。進行預烘烤。所產生的結構利用 -預定玻鮮幕加以曝光及顯影簡㈣阻劑21圖案化。 如第11圖所示,利用—諸如邮4Ag等傳導材料以及 作為陰極的UBM19來形成-再分佈層23。在此例中,當链 如利用⑽行噴注或擱架電解質㈣時,厚度約為5〇微^。 如第12圖所示,_—鹼性釋放劑來移除鑛覆阻助。 如第13圖所示,利用在真空或大氣壓力下疊合的方式 將-約有loo微米厚度的感光乾膜阻劑24疊合在具二 佈層23之晶圓!味面上。利用—預定麵罩幕將所產生二 結構曝光及顯影以使乾膜阻劑24圖案化,所以開口係在應 形成有柱電極之部分處形成於再分佈層^上。 如第14圖所示,利用譬如CU及身為—共同陰極電極的 画19之轉她細錄伽W厚度約 14 1248173 為70至90微米。 Λ 如第15圖所示’利用一驗性兹hu 乾膜卩且劑釋放劑來移除乾 膜阻劑24以暴露出UBM 19。如坌 弟16圖所示,在約3(TC溫度 下利用一(硫酸+過氧化氫)溶液式A从 汉A基於鹼性的CII蝕刻劑且 利用再分佈層23作為罩幕來從表 心表面層亦即Cu層將暴露的 UBM 19整體地移除。當Cu層移除&士土 夕降^束時,進行清理及乾燥 。暴露师層受到侧。所用的餘刻劑係為-種™虫刻劑, 諸如處於約祖机液體溫度之過氧化氫α層浸潰至姓
10 刻劑中且加以移除。當移除結束時,所產生的結構用_( 去離子水)清理並加以乾燥。 如第17圖所示,利用-諸如轉移模塑或列印等密封方 法施加-譬如由環氧樹脂液體製成之密封樹脂观完整地 復盖住晶圓10 ’使得柱電極26完全地埋置。利用一烤箱或 爐具(未圖^)«_脂28在—惰性錢或大氣巾以約6〇 15 分鐘加熱至約120到150°C並使其固定。
如第18圖所示,晶圓1〇的上表面側係由CMp(化學機械 式拋光)拋光以暴露出埋在密封樹脂28中的柱電極26表面 。為此,將一密封樹脂表面29平坦化,且同時使柱電極26 的頂部表面30暴露出來。在此時,密封樹脂28的厚度為8〇 20 到90微米。 如第19圖所示,藉由加熱及壓抵將一表面保護卷帶34 、、、° 6至一經抛光表面32上以防止污染及損傷到表面。晶圓 1〇的下表面10(#a)係由CMP(化學機械式拋光)拋光以將晶 圓厚度從初始狀態的600到750微米減小至500到400微米。 15 1248173 藉由此下表面抛光,將一鏡 inm μ a 一 面形成於晶圓10的下表面 10(#a)上,如弟20圖所示。此 在外部連接終端形成之前 將+ ¥脰I置的厚度減小至約 0喊未。為了最後將半導體 裝置的總厚度抑制至800微米戈 5 要0 4更小,此表面拋光步驟很重 要。 如弟21圖所不,形成銲球或將輝膏列印在暴露的柱電 極26上以供應-傳導材料來形成外部連接終端。將所產生 的結構加熱以暫時融化銲料。具有突起形狀的外部連接終 端36係由融化的銲料之表面張力所形成。此範例中,外部 10連接終端36由銲料形成。然而,本發明不在此限,可使用 任何其他的材料或結構只要其具有傳導性即可。 如第22圖所示,在外部連接終端36形成之後,將晶圓 10放置在一專用治具38上同時在第22圖中使外部連接終端 36面朝下且晶圓下表面l〇(#a)面朝上。晶圓1〇固定在治具38 15 上且固设在一^雷射標記設備(未圖不)中。基於一預設程式利 用一雷射標記設備(譬如得自GSI Lumonics Inc·的WH-4100) 將預定資訊或標記形成於一預定半導體裝置上的一預定位 置上並將列印速度設定為500到1,〇〇〇公厘/秒且對於YAG雷 射束L的第二諧波將脈衝速率設定為5到15kHz。譬如,當列 2〇印速度設定為1,000公厘/秒且脈衝速率設定為1〇kHz時,坑 洞40(描述於下文)可以1〇〇微米的間距形成。形成了由複數 個坑洞40製成之一產品資訊標$、索引或測5式標記及對比 調整標記。 坑洞40的形成係詳細描述於後文中。第23圖為顯示其 16 1248173 中形成有複數個坑洞40之經粗化區14的放大平面圖。如第 23圖所示,利用雷射來輻照晶圓10的下表面i〇(#a)所形成之 數個坑洞40係幾乎呈週期性排列藉以形成標記14(#a,#b及 #c)。 5 第24圖顯示形成一條線之坑洞40的平面圖及對應於此 平面圖之剖視圖。各坑洞40包括一藉由利用雷射輻照來融 化下表面10(#a)以及一當融潰累積在凹部40(#a)周圍時構 成的突部40(#b)所形成之凹部4〇(#a)。各坑洞40在下表面 10(#a)上幾乎具有圓形。一般而言,下表面10(#a)中之凹部 10 40(#a)的深度A約為2微米。下表面10(#a)上之突部40(#b)的 高度B約為2微米。一直徑W亦即沿著下表面l〇(#a)之坑洞40 的最大寬度係約為50微米。 對應於凹部4〇(#a)的深度A及突部4〇(#b)的高度B之表 面粗度(A+B)係大幅地影響下表面10(#a)的對比。在1微米或 15 更大的表面粗度下,當下表面l〇(#a)受到光輻照時,將促進 擴散反射,且充分地抑制了下表面10(#a)的對比。然而,當 表面粗度值變大時,一切分卷帶20將熔接至凹部4〇(#a)且逐 漸變成難以移除。從切分卷帶20的可移除性觀點來看,表 面粗度較佳為10微米。考慮到上述各點,此實施例中,將 20 表面粗度設定為1到10微米且更佳約5微米。 參照第23及24圖,相鄰的坑洞40並不重疊。在此例中 ,一鏡表面形成於坑洞4〇之間。 第25圖為顯示經粗化區14的另一範例之放大平面圖。 參照第25圖,相鄰的坑洞40產生重疊。為了促進擴散反射 17 1248173 及當光輻照在下表面10(#a)上時降低對比,將盡可能多個坑 ’同形成於經粗化區14中。因此,可採用此佈設。然而, 為了以此種高密度來形成坑洞40,使雷射輻照點數增多。 因此’經粗化區14的形成過程很耗時。較佳以足以獲得最 5 小所需要的擴散反射效應之密度來形成坑洞40。考慮到上述 各點,此實施例中,將相鄰坑洞40之間沿著下表面10(#a)的 一分離距離D設定為等於或小於直徑W亦即坑洞40的最大 寬度,且更佳等於或小於最大寬度的1/2,如第24圖所示。 藉由經粗化區14,使下表面l〇(#a)的對比減小。為此, 光學測試設備(未圖不)可用光來輕照下表面l〇(#a)藉以 從產品資訊標記l4(#a)或索引或測試標記丨4(#1)或#c)辨識 出產品資訊。 當光學測試設備可從產品資訊標記l4(#a)辨識產品資 訊或辨識索引或測試標記14(#b*#c)時,形成於下表面 15 10(#a)上之經粗化區14的數量、尺寸、形狀及佈設位置並未 特別受限。當可藉由將產品資訊標記l4(#a)製成較大而充分 地降低下表面10(#a)上的對比時,如第26圖所示,可省略對 比調整標記l4(#c)。 如第23及24圖所示,利用雷射來輻照晶圓下表面1〇(#〇 20藉以形成凹部40(#a)及其周圍的突部4〇(#b)。此外,可形成 具有1到10微米表面粗度之坑洞40,使得相鄰的坑洞40不會 重疊。 藉由依此方式形成坑洞40所構成之經粗化區14,可容 易且可靠地移除切分卷帶20。此外,可移除切分卷帶2〇而 18 1248173 在凹部4〇(#a)周圍形成之突部40(#b)上不會留下丙烯酸性 樹脂黏劑造成殘留物。 接著,如第27圖所示,為了沿著分割線25分割晶圓10 ’切分卷帶2〇及具有標記l4(#a,#b^#c)的晶圓下表面10(#a) 5 係藉由加熱與壓抵而彼此結合。在一由提前結合且固定至 一切分環42的氣乙烯樹脂構成之基膜44上形成一基於丙烯 酸性樹脂的黏劑層46,藉以製成切分卷帶20。處於此狀態 的晶圓10係固設在一切分設備中。一具有一殼體17(#a)及殼 體17(#b)之已知的切分刀刃17係繞著一旋轉軸R轉動,如第 10 28圖所示。藉由此程序,以一矩陣形狀來切割晶圓1〇。之 後,藉由來自切分卷帶20側之射線來輻照所產生的結構而 使丙烯酸性樹脂的黏力減弱。隨後,揀取經分割的半導體 裝置16,如第29圖所示。 上述程序中,在切分之後進行揀取。或者,在利用一 15 已知擴張方法執行切分之後,可藉由徑向擴張切分卷帶2〇 而使半導體裝置16進一步分離。 第30圖顯示具有上述標記之半導體裝置16的封裝結構 。半導體裝置16經由外部連接終端36銲接至一基材48上所 形成之一電路互連件50的一預定位置。基材48上之電路互 20 連件50可具有與半導體裝置16不同之另一電子組件51。上 述標記14(#a,#b及#c)係由雷射輻照所形成之凹部4〇(#a)及 凹部40(#a)周圍的突部40(#b)製成。此外,標記亦包括複數 個具有1到10微米表面粗度之坑洞40。因此,即使當經封裝 的半導體裝置16以一光學測试設備加以’則式時,仍可精確 19 1248173 地辨識標記。 接下來描述根據此實施例具有上述配置之半導體裝置 的功能。 在根據此實施例的半導體裝置16中,下表面10(#a)係由 5 一研磨器或類似物加以鏡面光製。之後,由雷射標記所粗 化之經粗化區14係形成於下表面的一部分上。在經粗化區 14中,形成了諸如半導體裝置16之產品資訊標記14(#a)、索 引或測試標記14(#b)及對比調整標記14(#c)等標記。利用雷 射來輻照下表面10(#a)所構成之幾近週期性陣列排列的數 10 個坑洞40而藉以形成這些標記。 坑洞40的表面粗度係大幅地影響下表面10(#a)的對比 。在1微米或更大的表面粗度,當下表面10(#a)以光輻照時 ,將促進擴散反射,且充分地降低下表面l〇(#a)的對比。另 一方面,當表面粗度值變大時,切分卷帶20容接至凹部 15 40(#a)且逐漸變得難以移除。從切分卷帶20的可移除性觀點 來看,表面粗度較佳為10微米。 此實施例中,將坑洞40的表面粗度設定為1到10微米、 且較佳為5微米。因此,當下表面10(#a)以光輻照時,將促 進擴散反射,且充分地降低下表面l〇(#a)的對比。此外,亦 20 可容易地移除切分卷帶20。 從降低下表面l〇(#a)的對比之觀點來看,經粗化區14 中較佳具有盡可能高之坑洞40數密度。然而,為了以高密 度形成坑洞40,雷射輻照點數將增高。因此,經粗化區14 的形成過程很耗時。然而,此實施例中,將相鄰坑洞40之 20 1248173 間沿著下表面10(#a)的分離距離D設定為等於或小於直徑 亦即坑洞40的最大寬度,且更佳等於或小於最大寬度的1/2 。因此,可實行最小所需要的擴散反射效應,且可縮短雷 射標記形成經粗化區14所需要之時間。 5 如上述,在根據此實施例的半導體裝置16中,當經粗 化區14形成時,下表面i〇(#a)的對比將減小,如上述。基於 此原因,當下表面l〇(#a)藉由一光學測試設備以光輻照時, 可從產品資訊標記14(#a)精確地辨識出產品資訊。此外,亦 可精確地辨識索引或測試標記14(#b)。為此,可提高光學測 10試設備所執行之測試效率。 當光學測試設備可從產品資訊標記U(#a)辨識出產品 資訊或者辨識索引或測試標記14(#b)時,形成於下表面 l〇(#a)上之經粗化區M的數量、尺寸、形狀及佈設位置並不 特別受限。當可藉由將產品資訊標記14(#a)製成較大來充分 15地降低下表面1〇(如)上的對比時,如第26圖所示,可省略對 比調整標記14(#c)。利用此方式,可以彈性地形成標記而很 ^具有拘束條件。 i几洞40以最小所需要的密度形成於經粗化區14中。因 此可纟但短利用雷射標記來形成經粗化區14所需要之時間 20 。亦可容易地移除切分卷帶20。此實施例中,已經描述 WLCSP(a曰圓級CSP)的一範例。然而’本發明不在此限。可 採用一在基材48表面與外部連接終端36之間具有諸如GaAs 裝置或等主動元件或諸如埋設的電阻、電容或電感被動元 件等另一半導體裝置之半導體裝置。 21 1248173 (苐二實施例) 半導體裳置16的封裝 ^第31圖為_示根據此實施例之一 結構之縱剖視圖。 在根據此貫施例的半導體裝置16之封裝結構中,將一 Γ:層料導性構件形成於—由譬如環氧樹脂、《亞 ;匕亞胺(ΡΕΤ)或液晶聚合物(LCP)塑料膜鑄造、疊 /_而成之繞性基材52上。將—_阻劑圖案化,且 用2導性構件以形成-電路互連件5G。半導體裝置關 後日曰接合經由凸塊電極54結合至撓性基材Μ。在撓性基 ^52中\暴露的區域除了連接墊(未圖示)外皆具有一譬如由 =抖阻劑(未目示)製成之表面保護膜。撓性基材52及半導體 所I成之空間係藉由側邊封裳(side ρ⑽丨吨)充填有 一諸如環氧樹脂等密封樹脂28。 、經粗化區I4不但形成於一晶圓下表面1〇(#a)上亦形成 於構成撓性基材52之塑料膜上及既不連接至半導體裝置“ 2不連接至電子組件51之電路互連件5〇上。此外,形成了 错由第一實施例描述的坑洞40所構成之諸如封裝結構的批 唬等產品資訊標記14(#a)、一索引或測試標記14(#b)及對比 調整標記l4(#c)之標記。 如上述,經粗化區14不但形成於晶圓下表面1〇(#勾上亦 形成於撓性基材52上。為此,因為可利用一雷射束來辨識 ^^己14(#~抑及此),可進行高速處理。此外,因為由上述 標記來形成資料件,資訊可寫入小區中。塑料製的撓性基 材52係為半透明且具有咼的透射率(transmittance)。在一光 22 1248173 學辨識設備中,光係穿過撓性基材,因此不可能加以辨識 。然而,當使用本發明的標記時,即使當使用一光學辨識 設備時,仍會發生光擴散反射。因此,可獲得大量的反射 光。基於此原因,可以高速讀取被寫入封裝結構上之資訊 5 。標記亦可形成於一為了穩定地蝕刻電路互連件50所構成 之假體(dummy)互連件上或形成於一為了降低撓性基材52 的彎曲而留下之Cii表面上,此Cu表面亦即為不會影響產品 特徵及品質之Cu表面。 熟習該技術者可容易地瞭解額外的優點及修改。因 10 此,本發明的較廣義型態並不限於此處顯示與描述之特定 細節與代表性實施例。為此,可作出各種不同的修改而不 脫離由申請專利範圍及其等效物所界定之一般發明概念的 精神與範圍。 【圖式簡單說明】 15 第1圖顯示一種一般晶圓切分程序的一部分(切分卷帶 結合); 第2圖顯示一般晶圓切分程序的一部分(半導體晶圓的 切分); 第3圖顯示一般晶圓切分程序的一部分(擴張); 20 第4圖顯示一般晶圓切分程序的一部分(紫外線輻照); 第5圖顯示一般晶圓切分程序的一部分(各半導體裝置 的揀取); 第6圖為顯示根據第一實施例之一半導體裝置的下表 面之一範例的平面圖; 23 1248173 第7圖為Ip + _ +導體裝置的製造方法之一步.π 備)中根據第—每妗η 步私(晶0製 卜卜 例之半導體裝置的一範例之縱立,丨禎Ρ! · f 8® - , 視圖, 步驟(聚醯亞 範例之縱 ^ α為頭不半導體裝置的製造方法之— 月女圖案化)中根抄繁 _ ^ 據弟一貫施例之半導體裝置的一 剖視圖; 10 第9圖為顯示半導 成)中根據第一實施例之半 月豆t置的製造方法之一步驟(UB]VI形 第1〇圖為顯示半導 導體裝置的一範例之縱剖視 圖 體裝置的製造方法之一步驟(阻劑 圖案化)中根攄楚— ,娜v限劑 視圖;據弟―貫施例之半導體裝置的-範例之縱剖
你、由第11圖為顯示半導體裝置的製造方法之-步驟(再分 々根據弟_實施例之半導體裝置的—範例之縱剖視圖; 乐12圖為顯示半導體裝置的製造方法之—步驟_丨 15 ^㈣第—實施例之半導體裝置的-範例之縱剖視 第13圖為顯科導體裝置的製造方法之-步驟(乾膜
阻劑圖案化及類似作用)中根據第一實施例之半導體裝置 的一範例之縱剖視圖; ^ 第14圖為顯示半導體裝置的製造方法之一步驟(柱電 2〇極形成)中根據第一實施例之半導體裝置的—範例之縱 視圖; 第15圖為顯科導體裝置的製造方法之-步驟(乾膜 阻劑移除)中根據第一實施例之半導體裝置的_範例之縱 剖視圖; ^ 24 1248173
第16圖為顯示半導體裝置的製造方法之-步驟⑽M 蝕刻)中根據第—實施例之半導體裝置的—範例之縱剖視 圖; 弟17圖為顯示半導體裝置的製造方法之一步驟(密封 5樹脂層形成)中根據第-實施例之半導體裝置的—範例之 縱剖視圖; 第18圖為顯示半導體裝置的製造方法之一步驟(表面 =光)中根據第—實施例之半導體裝置的-範例之縱剖視 1〇 第19@為顯示半導體裝置的製造方法之-步驟(保護 性卷帶結合)中根據第一實施例之半導體裝置的_範例: 縱剖視圖; 第20圖為顯示半導體裝置的製造方法之一步驟(下表 面拋光)中根據第一實施例之半導體裝置的_範例: 15視圖; ” d 、第21®為顯示半導體裝置的製造方法之—步驟(外部 連接終端形成)中根據第—實施例之半導體裝置的一範 之縱剖視圖; 20
第22圖為顯示半導體裝置的製造方法之―步驟(標 中根據第—實施例之半導體裝置的—範例之縱剖視圖; 第23圖為顯示一經粗化區的一範例之放大平面圖; 第24圖顯示形成—條繞之# 取烁、、果之;t几洞的平面圖及對應於此平 面圖的剖視圖; 弟劝圖馮頒示經粗化區的另一範例之放大 25 1248173 第26圖為顯示根據第一實施例之半導體裝置的下表面 之另一範例; 第2 7圖為顯示半導體裝置的製造方法之一步驟(切分 卷帶結合)中根據第一實施例之半導體裝置的一範例之縱 5 剖視圖; 第28圖為顯示半導體裝置的製造方法之一步驟(半導 體晶圓切分)中根據第一實施例之半導體裝置的一範例之 縱剖視圖;
第29圖為顯示半導體裝置的製造方法之一步驟(半導 10 體裝置的揀取)中根據第一實施例之半導體裝置的一範例 之縱剖視圖; 第30圖為顯示根據第一實施例之半導體裝置的封裝結 構之一範例的縱剖視圖;及 第31圖為顯示根據第二實施例之半導體裝置的封裝結 15 構之一範例的縱剖視圖。
【圖式之主要元件代表符號表】
14(#c)…對比調整標記 15···聚醯亞胺層 16,18···半導體裝置 17…專用切分刀刃 17(#a),17(#b)…殼體 19...UBM 10…半導體晶圓 10(#a)…晶圓的下表面 11···玻璃狀保護膜 12…經鏡面光製的區 13…電極墊 14…經粗化區 14(#a)…產品資訊標記 20…切分卷帶 14(#b)···索引或測試標記 21…感光鍍覆阻劑 26 1248173 23···再分佈層 24···感光乾膜阻劑 25···分割線 26…柱電極 28…密封樹脂 29…密封樹脂表面 30···頂部表面 32···經拋光表面 34…表面保護卷帶 36…外部連接終端 38…專用治具 40···坑洞 4〇(#a)…凹部 40(#b)…突部 42…切分環 44…基膜 46…黏劑層 48…基材 50···電路互連件 51…電子組件 52…撓性基材 54···凸塊電極 60…矽基材 62···切分治具 64…加熱器 66···階台 68…環 70…紫外線 A…深度 B…高度 A+B…表面粗度 D···分離距離 L-"YAG雷射束 R…旋轉轴 W···直徑
27
Claims (1)
- ::2^13¾2^上HI:..,利ΐ請案申請專利範圍修正本94.06 15 月片曰鋒(更)三替换頁 .M U UT_H 丨 __ _ |ΓΙΓ 1 rtlr 11 1------ 拾、申請專利範圍: 1· 一種半導體裝置,其具有一第一表面及一第二表面,該 第一表面上形成一外部連接電極,該第二表面係與該第 一表面相對且處於一鏡表面狀態,該裝置包含: 5 一經粗化區,其由雷射標記所粗化,而形成於該第二 表面一部分上,該經粗化區由複數個坑洞形成,各該等複 數個坑洞包括一凹部及一位於該凹部周圍之突部,及 其中該經粗化區包含藉由雷射標記輸入之該半導體裝 置本身的產品資訊。 10 2·如中請專利範圍第w之裝置,其中在各該等複數個坑 洞中,該凹部的一底部與該突部的一頂部之間的一差異 係為1到10微米。 3.如申請專利範圍第1或2項之裝置,其中該經粗化區包括 複數個坑洞,各該等複數個坑洞包括該凹部及位於該凹 15 部周圍之該突部,且相鄰的坑洞並不重疊。 4·如申請專利範圍第1或2項之裝置,其中該經粗化區包括 複數個坑洞,各邊專複數個坑洞包括該凹部及位於該凹 部周圍之該突部,且相鄰的坑洞之間沿著該第二表面之 一分離距離係不大於沿著該第二表面之該坑洞的一最 2〇 大寬度。 5·如申請專利範圍第4項之裝置,其中決定出該等經粗化 區的數量、尺寸、形狀及佈設位置藉以可能在該第二表 面受到光輻照時從該經粗化區及該經粗化區以外的一 區之間的光反射率差異來讀取該產品資訊。 28:替換I 6.如申請專利範圍第5項之裝置,J:中兮締相 、L亥經粗化區包括藉 由㈣射“所形成之該半導縣置本身的—㈣標記。 •種半導體裝置的製造方法,其包含: 5 f半導奴裝置叢集,包括複數個_請專利範圍第6 項之+導體裝置;以及 分割該該半導體裝置叢一 導體裝置。 最木為預疋尺寸,以製造該半 8· -種半導體裝置的製造方法,其包含: 10 項裝置叢集,包括複數個申請專利範圍第5 項之+導體裝置;以及 分割該該半導體裝置叢m定 導體裝置。 乂衣仏忒丰 9. 如申請專利範圍第4項 15 由〃中經粗化區包括藉 由田純以㈣叙料導财置本身的 10. -種半導體裝置的製造方法,其包含: 、 備置-半導體裝置叢集,包括複數個申請 項之半導體裝置;以及 $ 分割該該半導體裝置叢㈣_預定 導體裝置。 ^衣以該牛 20 η· 一種半導體裝置的製造方法,其包含: 備置半導肢叙置叢集,包括複數個申請專利範圍第4 項之半導體裝置;以及 分割該該半導體裝置叢料—預定 導體裝置。 乂衣仏。哀牛 29 δ修(更)正替換頁 WT· 一—----- | ____ 12·如申請專利範圍第3項之裝置,其中決定出該等經粗化 區的數量、尺寸、形狀及佈設位置藉以可能在該第二表 面受到光輻照時從該經粗化區及該經粗化區以外的一 區之間的光反射率差異來讀取該產品資訊。 13·如申請專利範圍第12項之裝置,其中該經粗化區包括藉 由雷射標記所形成之該半導體裝置本身的一索引標記。 14· 一種半導體裝置的製造方法,其包含: 備置一半導體裝置叢集,包括複數個申請專利範圍第 13項之半導體裝置;以及 为剎該該半導體裝置叢集為一預定尺寸,以製造該半 導體裝置。 15.—種半導體裝置的製造方法,其包含: 備置一半導體裝置叢集,包括複數個申請專利範圍第 12項之半導體裝置;以及 分釗該該半導體裝置叢集為一預定尺寸,以製造該半 導體裝置。 16·如申請專利範圍第3項之裝置,其中該經粗化區包括藉 由雷射標記所形成之該半導體裝置本身的一索引標記。 17·—種半導體裝置的製造方法,其包含: 備置一半導體裝置叢集,包括複數個申請專利範圍第 16項之半導體裝置;以及 刀軎彳该该半導體裝置叢集為一預定尺寸,以製造該半 導體裝置。 I8·如申請專利範圍第1或2項之裝置,其中該經粗化區包括 10 15 20 藉由雷 記0 射標記所形叙料導财置本身 19.—種半導體裝置的製造方法,其包含: 備置—半導體裝置叢集,包括複數個申 18項之半導體裝置; 以及 的一索引標 μ專利範圍第 分割該該半導體裝置叢集為一預定尺寸 導體裝置。 ’ 以製造該半 20·—種半導體裝置的製造方法,其包含: 備置-半導體裝置叢集’包括複數個申請專利範圍第3 莫艘©罢· I、,Τ2 項之半導體裝置;以及 分割該該半導體裳置叢集為一預定尺寸 導體裝置。 表玄丰 21· 一種半導體裝置的製造方法,其包含: 工備置-半導體裝置叢集,包括複數個申請專利範圍第丄 項或第2項之半導體裝置;以及 分割該該半導體裝置叢集為一預定尺寸,以製造該半 導體裝置。 22·如申請專利範圍第1或2項之裝置,其中決定出該等經粗 化區的數量、尺寸、形狀及佈設位置藉以可能在該第二 表面受到光輻照時從該經粗化區及該經粗化區以外的 —區之間的光反射率差異來讀取該產品資訊。 23·如申請專利範圍第22項之裝置,其中該經粗化區包括藉 由雷射標記所形成之該半導體裝置本身的一索引標記。 24· ~種半導體裝置的製造方法,其包含: 31更)正替換頁 備置一半導體裝置叢集,包括複數個申請專利範圍第 23項之半導體裝置;以及 分割該該半導體裝置叢集為一預定尺寸,以製造該半 導體裝置。 25.—種半導體裝置的製造方法,其包含: 備置一半導體裝置叢集,包括複數個申請專利範圍第 22項之半導體裝置;以及分割該該半導體裝置叢集為一預定尺寸,以製造該半 10 導體裝置。 32
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2004010688A JP2005203695A (ja) | 2004-01-19 | 2004-01-19 | 半導体装置およびその製造方法 |
Publications (2)
Publication Number | Publication Date |
---|---|
TW200525707A TW200525707A (en) | 2005-08-01 |
TWI248173B true TWI248173B (en) | 2006-01-21 |
Family
ID=34805341
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
TW093112000A TWI248173B (en) | 2004-01-19 | 2004-04-29 | Semiconductor device and method of manufacturing the same |
Country Status (5)
Country | Link |
---|---|
US (1) | US7279792B2 (zh) |
JP (1) | JP2005203695A (zh) |
KR (1) | KR100618213B1 (zh) |
CN (1) | CN1645597B (zh) |
TW (1) | TWI248173B (zh) |
Families Citing this family (20)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
SG139753A1 (en) | 2004-03-15 | 2008-02-29 | Yamaha Corp | Semiconductor device |
WO2007138647A1 (ja) * | 2006-05-25 | 2007-12-06 | Mitsubishi Electric Corporation | 回転電機の固定子 |
US8217514B2 (en) * | 2008-04-07 | 2012-07-10 | Stats Chippac Ltd. | Integrated circuit packaging system with warpage control system and method of manufacture thereof |
JP2011003828A (ja) * | 2009-06-22 | 2011-01-06 | Panasonic Corp | 光半導体装置、及びそれを用いた光ピックアップ装置、並びに電子機器 |
JP2012038838A (ja) | 2010-08-05 | 2012-02-23 | Renesas Electronics Corp | 半導体パッケージ及びその製造方法 |
JP5472275B2 (ja) * | 2011-12-14 | 2014-04-16 | 株式会社村田製作所 | エキスパンド装置及び部品の製造方法 |
DE112014002322T5 (de) * | 2013-05-07 | 2016-04-07 | Ps4 Luxco S.A.R.L. | Halbleitervorrichtung und Halbleitervorrichtung-Herstellungsverfahren |
JP6113019B2 (ja) * | 2013-08-07 | 2017-04-12 | 株式会社ディスコ | ウエーハの分割方法 |
US9613912B2 (en) * | 2014-12-16 | 2017-04-04 | Deca Technologies Inc. | Method of marking a semiconductor package |
US9728508B2 (en) * | 2015-09-18 | 2017-08-08 | Taiwan Semiconductor Manufacturing Company, Ltd. | Semiconductor device and method of manufacture |
CN109417045B (zh) * | 2016-06-28 | 2023-06-23 | 琳得科株式会社 | 调准夹具、调准方法及转移粘接方法 |
US20180005916A1 (en) * | 2016-06-30 | 2018-01-04 | Taiwan Semiconductor Manufacturing Company Ltd. | Semiconductor structure and manufacturing method thereof |
JP6855955B2 (ja) * | 2017-06-19 | 2021-04-07 | 株式会社Sumco | レーザマークの印字方法、レーザマーク付きシリコンウェーハの製造方法 |
US10535812B2 (en) * | 2017-09-04 | 2020-01-14 | Rohm Co., Ltd. | Semiconductor device |
JP2019066750A (ja) * | 2017-10-04 | 2019-04-25 | 株式会社ジャパンディスプレイ | 表示装置 |
JP6795019B2 (ja) * | 2018-10-04 | 2020-12-02 | カシオ計算機株式会社 | ケース及び時計 |
JP6866884B2 (ja) * | 2018-10-04 | 2021-04-28 | カシオ計算機株式会社 | ケース、時計、ケースの製造方法及び時計の製造方法 |
WO2021049400A1 (ja) * | 2019-09-12 | 2021-03-18 | 株式会社村田製作所 | 電子部品モジュール、および、電子部品モジュールの製造方法 |
US20210233867A1 (en) * | 2020-01-24 | 2021-07-29 | Intel Corporation | Keep out zone with hydrophobic surface for integrated circuit (ic) package |
CN114121898B (zh) * | 2022-01-28 | 2022-07-08 | 甬矽电子(宁波)股份有限公司 | 晶圆级芯片封装结构、封装方法和电子设备 |
Family Cites Families (12)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS60377A (ja) | 1983-06-17 | 1985-01-05 | Taiyo Musen Kk | 方向探知機の空中線装置 |
DE3324551A1 (de) | 1983-07-07 | 1985-01-17 | Wacker-Chemitronic Gesellschaft für Elektronik-Grundstoffe mbH, 8263 Burghausen | Verfahren zur kennzeichnung von halbleiteroberflaechen durch laserstrahlung |
JPH04106960A (ja) | 1990-08-27 | 1992-04-08 | Nec Corp | Icチップ |
JPH08191038A (ja) | 1995-01-11 | 1996-07-23 | Kawasaki Steel Corp | 半導体基板へのマーキング方法 |
JPH10106905A (ja) | 1996-09-27 | 1998-04-24 | Sanyo Electric Co Ltd | 半導体装置 |
JPH11214299A (ja) | 1998-01-27 | 1999-08-06 | Komatsu Ltd | ドットマークの読み取り装置と読み取り方法 |
JP2881418B1 (ja) | 1998-02-20 | 1999-04-12 | 一男 佐藤 | 識別データー記載シリコン基板およびその製造方法 |
JP2000114129A (ja) | 1998-10-09 | 2000-04-21 | Toshiba Corp | 半導体装置及びその製造方法 |
JP2001068390A (ja) | 1999-08-25 | 2001-03-16 | Hitachi Cable Ltd | 半導体ウエハ |
JP2001085285A (ja) | 1999-09-13 | 2001-03-30 | Toshiba Corp | 半導体装置及びその製造方法 |
JP3502800B2 (ja) * | 1999-12-15 | 2004-03-02 | 新光電気工業株式会社 | 半導体装置の製造方法 |
JP3642765B2 (ja) | 2002-04-19 | 2005-04-27 | 沖電気工業株式会社 | 半導体装置、その製造方法、及び半導体装置の位置測定方法 |
-
2004
- 2004-01-19 JP JP2004010688A patent/JP2005203695A/ja active Pending
- 2004-04-29 TW TW093112000A patent/TWI248173B/zh not_active IP Right Cessation
- 2004-05-10 US US10/842,412 patent/US7279792B2/en not_active Expired - Fee Related
- 2004-05-13 KR KR1020040033835A patent/KR100618213B1/ko not_active IP Right Cessation
- 2004-05-17 CN CN2004100447191A patent/CN1645597B/zh not_active Expired - Lifetime
Also Published As
Publication number | Publication date |
---|---|
US20050167800A1 (en) | 2005-08-04 |
CN1645597A (zh) | 2005-07-27 |
US7279792B2 (en) | 2007-10-09 |
KR100618213B1 (ko) | 2006-09-01 |
CN1645597B (zh) | 2010-11-24 |
JP2005203695A (ja) | 2005-07-28 |
KR20050076571A (ko) | 2005-07-26 |
TW200525707A (en) | 2005-08-01 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
TWI248173B (en) | Semiconductor device and method of manufacturing the same | |
JP6395600B2 (ja) | 撮像装置の製造方法および半導体装置の製造方法 | |
KR20010104643A (ko) | 칩형상 전자 부품들 및 그 제조 방법, 그 제조에 사용하는의사 웨이퍼 및 그 제조 방법 | |
TWI277374B (en) | Protective layer during scribing | |
JPH1140522A (ja) | 半導体ウエハの製造方法、この方法により作製された半導体ウエハ、半導体チップの製造方法、およびこの方法により製造された半導体チップ、ならびにこの半導体チップを備えたicカード | |
JP2002094082A (ja) | 光素子及びその製造方法並びに電子機器 | |
CN101842886A (zh) | 用于在半导体结构上制造次分辨率对准标记的方法及包含次分辨率对准标记的半导体结构 | |
US7010854B2 (en) | Re-assembly process for MEMS structures | |
JP4742252B2 (ja) | 半導体装置の製造方法 | |
US7436047B2 (en) | Wafer having scribe lanes suitable for sawing process, reticle used in manufacturing the same, and method of manufacturing the same | |
EP2858106A1 (en) | Method of manufacturing image pickup device and method of manufacturing semiconductor device | |
JP5553642B2 (ja) | 半導体装置の製造方法及び薄型化基板の製造方法 | |
JPWO2008078680A1 (ja) | 光電気混載基板およびその製造方法 | |
JP2006080284A (ja) | 半導体装置および半導体装置の製造方法 | |
JP4499761B2 (ja) | 半導体装置 | |
TWI584361B (zh) | 晶圓級相機、用於晶圓級相機的晶圓間隔層及其製造方法 | |
JP2007134735A (ja) | 光素子及びその製造方法並びに電子機器 | |
JP2009081219A (ja) | 半導体ウェハ、その半導体ウェハから切り出した半導体チップ及び半導体ウェハの製造方法 | |
JP5811587B2 (ja) | 半導体装置の製造方法 | |
JP2005294444A (ja) | 半導体装置及びその製造方法、疑似ウェーハ及びその製造方法、並びに半導体装置の実装構造及びその実装方法 | |
JP3638250B2 (ja) | アライメントマークおよび半導体装置の製造方法 | |
US20170323855A1 (en) | Laser scribe structures for a wafer | |
JP6003369B2 (ja) | 半導体装置の製造方法 | |
JP4292041B2 (ja) | 半導体基板、半導体基板の製造方法および半導体装置の製造方法 | |
JP2005294320A (ja) | 半導体装置およびその製造方法 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
MM4A | Annulment or lapse of patent due to non-payment of fees |