TWI248139B - Method for manufacturing a semiconductor chip mounting body and a semiconductor chip mounting body - Google Patents
Method for manufacturing a semiconductor chip mounting body and a semiconductor chip mounting body Download PDFInfo
- Publication number
- TWI248139B TWI248139B TW93117541A TW93117541A TWI248139B TW I248139 B TWI248139 B TW I248139B TW 93117541 A TW93117541 A TW 93117541A TW 93117541 A TW93117541 A TW 93117541A TW I248139 B TWI248139 B TW I248139B
- Authority
- TW
- Taiwan
- Prior art keywords
- semiconductor wafer
- circuit board
- resin sheet
- thermosetting resin
- semiconductor
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73201—Location after the connecting process on the same surface
- H01L2224/73203—Bump and layer connectors
- H01L2224/73204—Bump and layer connectors the bump connector being embedded into the layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
- H01L2224/8319—Arrangement of the layer connectors prior to mounting
- H01L2224/83192—Arrangement of the layer connectors prior to mounting wherein the layer connectors are disposed only on another item or body to be connected to the semiconductor or solid-state body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/91—Methods for connecting semiconductor or solid state bodies including different methods provided for in two or more of groups H01L2224/80 - H01L2224/90
- H01L2224/92—Specific sequence of method steps
- H01L2224/921—Connecting a surface with connectors of different types
- H01L2224/9212—Sequential connecting processes
- H01L2224/92122—Sequential connecting processes the first connecting process involving a bump connector
- H01L2224/92125—Sequential connecting processes the first connecting process involving a bump connector the second connecting process involving a layer connector
Landscapes
- Wire Bonding (AREA)
- Encapsulation Of And Coatings For Semiconductor Or Solid State Devices (AREA)
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2004116271A JP2005302971A (ja) | 2004-04-09 | 2004-04-09 | 半導体チップ実装体の製造方法、半導体チップ実装体 |
Publications (2)
Publication Number | Publication Date |
---|---|
TW200534409A TW200534409A (en) | 2005-10-16 |
TWI248139B true TWI248139B (en) | 2006-01-21 |
Family
ID=35067607
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
TW93117541A TWI248139B (en) | 2004-04-09 | 2004-06-17 | Method for manufacturing a semiconductor chip mounting body and a semiconductor chip mounting body |
Country Status (3)
Country | Link |
---|---|
JP (1) | JP2005302971A (ja) |
CN (1) | CN1681097A (ja) |
TW (1) | TWI248139B (ja) |
Families Citing this family (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP5456440B2 (ja) | 2009-01-30 | 2014-03-26 | 日東電工株式会社 | ダイシングテープ一体型ウエハ裏面保護フィルム |
JP5640050B2 (ja) * | 2009-01-30 | 2014-12-10 | 日東電工株式会社 | 半導体装置の製造方法 |
JP5640051B2 (ja) * | 2009-01-30 | 2014-12-10 | 日東電工株式会社 | 半導体装置の製造方法 |
US9196533B2 (en) | 2010-04-20 | 2015-11-24 | Nitto Denko Corporation | Film for back surface of flip-chip semiconductor, dicing-tape-integrated film for back surface of semiconductor, process for producing semiconductor device, and flip-chip semiconductor device |
CN103021880B (zh) * | 2011-09-22 | 2015-07-08 | 株式会社东芝 | 半导体装置的制造方法 |
JP6320239B2 (ja) * | 2013-09-24 | 2018-05-09 | 日東電工株式会社 | 半導体チップ封止用熱硬化性樹脂シート及び半導体パッケージの製造方法 |
CN105990304A (zh) * | 2015-02-25 | 2016-10-05 | 扬智科技股份有限公司 | 芯片封装结构及其制造方法 |
-
2004
- 2004-04-09 JP JP2004116271A patent/JP2005302971A/ja active Pending
- 2004-06-17 TW TW93117541A patent/TWI248139B/zh not_active IP Right Cessation
- 2004-07-27 CN CN 200410058664 patent/CN1681097A/zh active Pending
Also Published As
Publication number | Publication date |
---|---|
CN1681097A (zh) | 2005-10-12 |
TW200534409A (en) | 2005-10-16 |
JP2005302971A (ja) | 2005-10-27 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP5250524B2 (ja) | 半導体装置及びその製造方法 | |
US6166434A (en) | Die clip assembly for semiconductor package | |
KR101388753B1 (ko) | Flip 칩 패키징 내에 몰딩된 언더필을 위한 장치 및 방법 | |
US7906857B1 (en) | Molded integrated circuit package and method of forming a molded integrated circuit package | |
US6373142B1 (en) | Method of adding filler into a non-filled underfill system by using a highly filled fillet | |
US8377745B2 (en) | Method of forming a semiconductor device | |
US7495346B2 (en) | Semiconductor package | |
US6002171A (en) | Integrated heat spreader/stiffener assembly and method of assembly for semiconductor package | |
US7663254B2 (en) | Semiconductor apparatus and method of manufacturing the same | |
JP2003264205A (ja) | 半導体装置の製造方法 | |
JPH07240435A (ja) | 半導体パッケージの製造方法、半導体の実装方法、および半導体実装装置 | |
TWI248139B (en) | Method for manufacturing a semiconductor chip mounting body and a semiconductor chip mounting body | |
JP2012199342A (ja) | 樹脂モールド基板の製造方法および樹脂モールド基板 | |
US20240164021A1 (en) | Embedded component package structure and manufacturing method thereof | |
US9793237B2 (en) | Hollow-cavity flip-chip package with reinforced interconnects and process for making the same | |
US20080002374A1 (en) | Substrate with stiffener and manufacturing method thereof | |
JP5163358B2 (ja) | 半導体ウエハのダイシング方法 | |
JP2010092983A (ja) | 半導体装置およびその製造方法ならびに半導体製造装置 | |
JP2008192725A (ja) | 半導体装置及びその製造方法並びに半導体装置の製造装置 | |
JP2013004648A (ja) | 半導体パッケージの製造方法 | |
JP2967080B1 (ja) | 半導体装置の実装体の製造方法 | |
TW201705311A (zh) | 晶片封裝基板、晶片封裝結構及其製作方法 | |
JP2007134489A (ja) | 半導体装置の製造方法及び半導体装置 | |
JP5576528B2 (ja) | 半導体装置 | |
JP2001007488A (ja) | 半導体装置の実装構造及びその実装方法 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
MM4A | Annulment or lapse of patent due to non-payment of fees |