TW200707743A - Transistor and transistor manufacturing method - Google Patents
Transistor and transistor manufacturing methodInfo
- Publication number
- TW200707743A TW200707743A TW095123555A TW95123555A TW200707743A TW 200707743 A TW200707743 A TW 200707743A TW 095123555 A TW095123555 A TW 095123555A TW 95123555 A TW95123555 A TW 95123555A TW 200707743 A TW200707743 A TW 200707743A
- Authority
- TW
- Taiwan
- Prior art keywords
- gate oxide
- transistor
- thickness
- gate electrode
- silicon substrate
- Prior art date
Links
- 238000004519 manufacturing process Methods 0.000 title 1
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 abstract 3
- 230000015572 biosynthetic process Effects 0.000 abstract 3
- 238000002955 isolation Methods 0.000 abstract 3
- 229910052710 silicon Inorganic materials 0.000 abstract 3
- 239000010703 silicon Substances 0.000 abstract 3
- 239000000758 substrate Substances 0.000 abstract 3
- 239000012535 impurity Substances 0.000 abstract 2
- 238000005468 ion implantation Methods 0.000 abstract 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/26—Bombardment with radiation
- H01L21/263—Bombardment with radiation with high-energy radiation
- H01L21/265—Bombardment with radiation with high-energy radiation producing ion implantation
- H01L21/26506—Bombardment with radiation with high-energy radiation producing ion implantation in group IV semiconductors
- H01L21/26513—Bombardment with radiation with high-energy radiation producing ion implantation in group IV semiconductors of electrically active species
- H01L21/2652—Through-implantation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/26—Bombardment with radiation
- H01L21/263—Bombardment with radiation with high-energy radiation
- H01L21/265—Bombardment with radiation with high-energy radiation producing ion implantation
- H01L21/266—Bombardment with radiation with high-energy radiation producing ion implantation using masks
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
- H01L21/28008—Making conductor-insulator-semiconductor electrodes
- H01L21/28017—Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon
- H01L21/28026—Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon characterised by the conductor
- H01L21/28123—Lithography-related aspects, e.g. sub-lithography lengths; Isolation-related aspects, e.g. to solve problems arising at the crossing with the side of the device isolation; Planarisation aspects
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/76—Making of isolation regions between components
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/76—Making of isolation regions between components
- H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
- H01L21/76224—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using trench refilling with dielectric materials
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8232—Field-effect technology
- H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
- H01L21/823481—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type isolation region manufacturing related aspects, e.g. to avoid interaction of isolation region with adjacent structure
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Microelectronics & Electronic Packaging (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Computer Hardware Design (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- Power Engineering (AREA)
- High Energy & Nuclear Physics (AREA)
- Health & Medical Sciences (AREA)
- Toxicology (AREA)
- Insulated Gate Type Field-Effect Transistor (AREA)
- Element Separation (AREA)
- Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2005193782A JP2007012988A (ja) | 2005-07-01 | 2005-07-01 | トランジスタ及びトランジスタの製造方法 |
Publications (2)
Publication Number | Publication Date |
---|---|
TW200707743A true TW200707743A (en) | 2007-02-16 |
TWI325637B TWI325637B (en) | 2010-06-01 |
Family
ID=37693358
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
TW095123555A TWI325637B (en) | 2005-07-01 | 2006-06-29 | Transistor and transistor manufacturing method |
Country Status (4)
Country | Link |
---|---|
US (1) | US7560775B2 (zh) |
JP (1) | JP2007012988A (zh) |
KR (1) | KR100804458B1 (zh) |
TW (1) | TWI325637B (zh) |
Families Citing this family (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8642441B1 (en) | 2006-12-15 | 2014-02-04 | Spansion Llc | Self-aligned STI with single poly for manufacturing a flash memory device |
US8785291B2 (en) | 2011-10-20 | 2014-07-22 | International Business Machines Corporation | Post-gate shallow trench isolation structure formation |
US8466496B2 (en) | 2011-11-17 | 2013-06-18 | International Business Machines Corporation | Selective partial gate stack for improved device isolation |
CN107611168B (zh) * | 2017-08-24 | 2020-07-10 | 长江存储科技有限责任公司 | 一种消除体效应中窄沟道效应影响的mos器件结构 |
Family Cites Families (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH08316223A (ja) * | 1995-05-16 | 1996-11-29 | Mitsubishi Electric Corp | 半導体装置およびその製造方法 |
JP3127893B2 (ja) | 1998-07-07 | 2001-01-29 | 日本電気株式会社 | 半導体装置および半導体装置の製造方法 |
US6277697B1 (en) * | 1999-11-12 | 2001-08-21 | United Microelectronics Corp. | Method to reduce inverse-narrow-width effect |
KR100386946B1 (ko) * | 2000-08-01 | 2003-06-09 | 삼성전자주식회사 | 트렌치 소자 분리형 반도체 장치의 형성방법 |
JP4665141B2 (ja) * | 2001-06-29 | 2011-04-06 | 富士通セミコンダクター株式会社 | 半導体装置とその製造方法 |
KR100487532B1 (ko) * | 2002-07-29 | 2005-05-03 | 삼성전자주식회사 | 얕은 트렌치 소자분리구조를 가지는 플래시 메모리 소자및 그제조방법 |
US7071515B2 (en) * | 2003-07-14 | 2006-07-04 | Taiwan Semiconductor Manufacturing Co., Ltd. | Narrow width effect improvement with photoresist plug process and STI corner ion implantation |
-
2005
- 2005-07-01 JP JP2005193782A patent/JP2007012988A/ja active Pending
-
2006
- 2006-06-29 TW TW095123555A patent/TWI325637B/zh not_active IP Right Cessation
- 2006-06-30 KR KR1020060060225A patent/KR100804458B1/ko active IP Right Grant
- 2006-07-03 US US11/478,854 patent/US7560775B2/en active Active
Also Published As
Publication number | Publication date |
---|---|
KR100804458B1 (ko) | 2008-02-20 |
KR20070003652A (ko) | 2007-01-05 |
TWI325637B (en) | 2010-06-01 |
JP2007012988A (ja) | 2007-01-18 |
US20070023792A1 (en) | 2007-02-01 |
US7560775B2 (en) | 2009-07-14 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US9853030B2 (en) | Fin field effect transistor | |
US20060006420A1 (en) | Semiconductor device and a CMOS integrated circuit device | |
WO2007092653A3 (en) | Method of forming a semiconductor device | |
US20070131969A1 (en) | Semiconductor device and method of manufacturing the same | |
JP2007329477A (ja) | 半導体構造体およびその形式、方法(多層埋込みストレッサを形成するための構造および方法) | |
TW200742045A (en) | Semiconductor device having a recess channel transistor | |
TW200625633A (en) | High-mobility bulk silicon PFET | |
WO2009063588A1 (ja) | 半導体装置及びその製造方法 | |
TW200717777A (en) | Semiconductor memory device and manufacturing method thereof | |
TW200703560A (en) | Manufacturing method for an integrated semiconductor structure and corresponding integrated semiconductor structure | |
JP2013197342A (ja) | 半導体装置および半導体装置の製造方法 | |
TW200631128A (en) | Manufacture method for semiconductor device having field oxide film | |
JP2009033024A (ja) | 半導体装置及びその製造方法 | |
US20120235213A1 (en) | Semiconductor structure with a stressed layer in the channel and method for forming the same | |
US9112055B2 (en) | Semiconductor device and method of fabricating the same | |
TW200707743A (en) | Transistor and transistor manufacturing method | |
CN103578996A (zh) | 晶体管制造方法 | |
US8470707B2 (en) | Silicide method | |
TW200737344A (en) | Method for manufacturing semiconductor device | |
WO2007094873A3 (en) | Back-gated semiconductor device with a storage layer | |
US7429517B2 (en) | CMOS transistor using high stress liner layer | |
CN102543744B (zh) | 晶体管及其制作方法 | |
US11121254B2 (en) | Transistor with strained superlattice as source/drain region | |
US7816274B2 (en) | Methods for normalizing strain in a semiconductor device | |
US9356110B2 (en) | Semiconductor device and manufacturing method thereof |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
MM4A | Annulment or lapse of patent due to non-payment of fees |