SE8103495L - Framstellning av integrerade kretsar - Google Patents

Framstellning av integrerade kretsar

Info

Publication number
SE8103495L
SE8103495L SE8103495A SE8103495A SE8103495L SE 8103495 L SE8103495 L SE 8103495L SE 8103495 A SE8103495 A SE 8103495A SE 8103495 A SE8103495 A SE 8103495A SE 8103495 L SE8103495 L SE 8103495L
Authority
SE
Sweden
Prior art keywords
integrated circuits
manufacturing integrated
silicon
oxygen
isoplanar
Prior art date
Application number
SE8103495A
Other languages
English (en)
Swedish (sv)
Inventor
S T Hsu
Original Assignee
Rca Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Rca Corp filed Critical Rca Corp
Publication of SE8103495L publication Critical patent/SE8103495L/xx

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/76Making of isolation regions between components
    • H01L21/762Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
    • H01L21/76202Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using a local oxidation of silicon, e.g. LOCOS, SWAMI, SILO
    • H01L21/76205Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using a local oxidation of silicon, e.g. LOCOS, SWAMI, SILO in a region being recessed from the surface, e.g. in a recess, groove, tub or trench region
    • H01L21/76208Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using a local oxidation of silicon, e.g. LOCOS, SWAMI, SILO in a region being recessed from the surface, e.g. in a recess, groove, tub or trench region using auxiliary pillars in the recessed region, e.g. to form LOCOS over extended areas
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/027Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34
    • H01L21/0271Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34 comprising organic layers
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/027Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34
    • H01L21/033Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34 comprising inorganic layers
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/77Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
    • H01L21/78Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
    • H01L21/82Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
    • H01L21/822Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
    • H01L21/8232Field-effect technology
    • H01L21/8234MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
    • H01L21/8238Complementary field-effect transistors, e.g. CMOS
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10STECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S438/00Semiconductor device manufacturing: process
    • Y10S438/914Doping
    • Y10S438/92Controlling diffusion profile by oxidation

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Chemical & Material Sciences (AREA)
  • Inorganic Chemistry (AREA)
  • Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
  • Local Oxidation Of Silicon (AREA)
SE8103495A 1980-06-30 1981-06-03 Framstellning av integrerade kretsar SE8103495L (sv)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US06/164,681 US4295266A (en) 1980-06-30 1980-06-30 Method of manufacturing bulk CMOS integrated circuits

Publications (1)

Publication Number Publication Date
SE8103495L true SE8103495L (sv) 1981-12-31

Family

ID=22595588

Family Applications (1)

Application Number Title Priority Date Filing Date
SE8103495A SE8103495L (sv) 1980-06-30 1981-06-03 Framstellning av integrerade kretsar

Country Status (5)

Country Link
US (1) US4295266A (xx)
JP (1) JPS5743469A (xx)
DE (1) DE3125064A1 (xx)
IT (1) IT1136746B (xx)
SE (1) SE8103495L (xx)

Families Citing this family (18)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4409726A (en) * 1982-04-08 1983-10-18 Philip Shiota Method of making well regions for CMOS devices
DE3272436D1 (en) * 1982-05-06 1986-09-11 Itt Ind Gmbh Deutsche Method of making a monolithic integrated circuit with at least one isolated gate field effect transistor and one bipolar transistor
US4480375A (en) * 1982-12-09 1984-11-06 International Business Machines Corporation Simple process for making complementary transistors
US4476621A (en) * 1983-02-01 1984-10-16 Gte Communications Products Corporation Process for making transistors with doped oxide densification
US4516316A (en) * 1984-03-27 1985-05-14 Advanced Micro Devices, Inc. Method of making improved twin wells for CMOS devices by controlling spatial separation
US4567640A (en) * 1984-05-22 1986-02-04 Data General Corporation Method of fabricating high density CMOS devices
US4749662A (en) * 1984-12-14 1988-06-07 Rockwell International Corporation Diffused field CMOS-bulk process
US4713329A (en) * 1985-07-22 1987-12-15 Data General Corporation Well mask for CMOS process
US4866002A (en) * 1985-11-26 1989-09-12 Fuji Photo Film Co., Ltd. Complementary insulated-gate field effect transistor integrated circuit and manufacturing method thereof
US4889825A (en) * 1986-03-04 1989-12-26 Motorola, Inc. High/low doping profile for twin well process
US4929565A (en) * 1986-03-04 1990-05-29 Motorola, Inc. High/low doping profile for twin well process
US4717683A (en) * 1986-09-23 1988-01-05 Motorola Inc. CMOS process
US4925806A (en) * 1988-03-17 1990-05-15 Northern Telecom Limited Method for making a doped well in a semiconductor substrate
US5151381A (en) * 1989-11-15 1992-09-29 Advanced Micro Devices, Inc. Method for local oxidation of silicon employing two oxidation steps
WO1993016494A1 (en) * 1992-01-31 1993-08-19 Analog Devices, Inc. Complementary bipolar polysilicon emitter devices
JPH07169759A (ja) * 1993-12-14 1995-07-04 Fujitsu Ltd 半導体装置の製造方法と半導体装置
US5446302A (en) * 1993-12-14 1995-08-29 Analog Devices, Incorporated Integrated circuit with diode-connected transistor for reducing ESD damage
DE102006041424A1 (de) * 2006-09-04 2008-03-20 Fraunhofer-Gesellschaft zur Förderung der angewandten Forschung e.V. Verfahren zur simultanen Dotierung und Oxidation von Halbleitersubstraten und dessen Verwendung

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
NL170348C (nl) * 1970-07-10 1982-10-18 Philips Nv Werkwijze voor het vervaardigen van een halfgeleiderinrichting, waarbij op een oppervlak van een halfgeleiderlichaam een tegen dotering en tegen thermische oxydatie maskerend masker wordt aangebracht, de door de vensters in het masker vrijgelaten delen van het oppervlak worden onderworpen aan een etsbehandeling voor het vormen van verdiepingen en het halfgeleiderlichaam met het masker wordt onderworpen aan een thermische oxydatiebehandeling voor het vormen van een oxydepatroon dat de verdiepingen althans ten dele opvult.
US3751722A (en) * 1971-04-30 1973-08-07 Standard Microsyst Smc Mos integrated circuit with substrate containing selectively formed resistivity regions
US3853633A (en) * 1972-12-04 1974-12-10 Motorola Inc Method of making a semi planar insulated gate field-effect transistor device with implanted field
US4027380A (en) * 1974-06-03 1977-06-07 Fairchild Camera And Instrument Corporation Complementary insulated gate field effect transistor structure and process for fabricating the structure
US4013484A (en) * 1976-02-25 1977-03-22 Intel Corporation High density CMOS process
US4135955A (en) * 1977-09-21 1979-01-23 Harris Corporation Process for fabricating high voltage cmos with self-aligned guard rings utilizing selective diffusion and local oxidation
US4221045A (en) * 1978-06-06 1980-09-09 Rockwell International Corporation Self-aligned contacts in an ion implanted VLSI circuit

Also Published As

Publication number Publication date
JPS5743469A (en) 1982-03-11
US4295266A (en) 1981-10-20
DE3125064A1 (de) 1982-03-18
IT1136746B (it) 1986-09-03
IT8122294A0 (it) 1981-06-12

Similar Documents

Publication Publication Date Title
SE8103495L (sv) Framstellning av integrerade kretsar
ES448459A1 (es) Un metodo para fabricar un dispositivo semico inductor.
SE8103147L (sv) Selektiv implanationsmetod for cmos-p-brunnar
JPS6436073A (en) Manufacture of semiconductor device
DE3274601D1 (en) Process for manufacuting a highly integrated complementary mos field effect transistor circuit using silicon gate technology
JPS5534500A (en) Integrated mos semiconductor memory and method of manufacturing same
JPS5736842A (en) Semiconductor integrated circuit device
EP0244367A3 (en) Mos type integrated semiconductor device with nonuniform thickness of gate oxide and process for fabricating it
JPS6442853A (en) Manufacturing process of cmos device
GB1452882A (en) Zener diode for integrated circuits
JPS57155777A (en) Mos transistor
JPS57198650A (en) Semiconductor device and manufacture therefor
JPS52143782A (en) Construction of complementary mis-ic and its production
JPS6417480A (en) Junction type field-effect transistor
JPS5487484A (en) Manufacture of semiconductor device
GB1214686A (en) Improvements in or relating to silicon semi-conductor devices
KR920010941A (ko) 래치업 후리 cmos구조 및 제조방법
JPS5771169A (en) Semiconductor integrated circuit device
JPS522180A (en) Method of fabricating mos semiconductor integrated circuit
JPS60105267A (ja) 半導体装置の製造方法
GB1235178A (en) Methods of manufacturing semiconductor devices
JPS57128941A (en) Semiconductor integrated circuit device and manufacture thereof
JPS51147270A (en) Semiconductor ic device and its manufacturing process
JPS5342561A (en) Production of semiconductor device
JPS5617073A (en) Manufacture of semiconductor integrated circuit

Legal Events

Date Code Title Description
NAV Patent application has lapsed

Ref document number: 8103495-1

Effective date: 19880719