PL117438B1 - Method for masking and passivating of semiconductor elementnta - Google Patents

Method for masking and passivating of semiconductor elementnta Download PDF

Info

Publication number
PL117438B1
PL117438B1 PL1978204819A PL20481978A PL117438B1 PL 117438 B1 PL117438 B1 PL 117438B1 PL 1978204819 A PL1978204819 A PL 1978204819A PL 20481978 A PL20481978 A PL 20481978A PL 117438 B1 PL117438 B1 PL 117438B1
Authority
PL
Poland
Prior art keywords
layer
passivating
substance
fragments
passivating substance
Prior art date
Application number
PL1978204819A
Other languages
English (en)
Polish (pl)
Other versions
PL204819A1 (pl
Inventor
Richard Denning
Original Assignee
Rca Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Rca Corp filed Critical Rca Corp
Publication of PL204819A1 publication Critical patent/PL204819A1/xx
Publication of PL117438B1 publication Critical patent/PL117438B1/pl

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/50Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
    • H01L21/56Encapsulations, e.g. encapsulation layers, coatings
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/28Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/31Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
    • H01L23/3157Partial encapsulation or coating
    • H01L23/3171Partial encapsulation or coating the coating being directly applied to the semiconductor body, e.g. passivation layer
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02107Forming insulating materials on a substrate
    • H01L21/02109Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
    • H01L21/02112Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer
    • H01L21/02172Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing at least one metal element, e.g. metal oxides, metal nitrides, metal oxynitrides or metal carbides
    • H01L21/02175Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing at least one metal element, e.g. metal oxides, metal nitrides, metal oxynitrides or metal carbides characterised by the metal
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001Technical content checked by a classifier
    • H01L2924/0002Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • Power Engineering (AREA)
  • Manufacturing & Machinery (AREA)
  • Photovoltaic Devices (AREA)
  • Bipolar Transistors (AREA)
  • Exposure Of Semiconductors, Excluding Electron Or Ion Beam Exposure (AREA)
  • Photosensitive Polymer And Photoresist Processing (AREA)
  • Electrodes Of Semiconductors (AREA)
PL1978204819A 1977-02-24 1978-02-22 Method for masking and passivating of semiconductor elementnta PL117438B1 (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US77168277A 1977-02-24 1977-02-24

Publications (2)

Publication Number Publication Date
PL204819A1 PL204819A1 (pl) 1978-11-06
PL117438B1 true PL117438B1 (en) 1981-08-31

Family

ID=25092629

Family Applications (1)

Application Number Title Priority Date Filing Date
PL1978204819A PL117438B1 (en) 1977-02-24 1978-02-22 Method for masking and passivating of semiconductor elementnta

Country Status (5)

Country Link
JP (1) JPS53105983A (it)
DE (1) DE2806567A1 (it)
GB (1) GB1552758A (it)
IT (1) IT7819031A0 (it)
PL (1) PL117438B1 (it)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR2524707B1 (fr) * 1982-04-01 1985-05-31 Cit Alcatel Procede d'encapsulation de composants semi-conducteurs, et composants encapsules obtenus

Also Published As

Publication number Publication date
JPS53105983A (en) 1978-09-14
PL204819A1 (pl) 1978-11-06
GB1552758A (en) 1979-09-19
DE2806567A1 (de) 1978-08-31
IT7819031A0 (it) 1978-01-04

Similar Documents

Publication Publication Date Title
US4133690A (en) Glass composition for passivating semiconductor surfaces
US3476577A (en) Antifoulant composition and method
US3901736A (en) Method of making deep diode devices
US5401690A (en) Method for making circular diode chips through glass passivation
DE3537584A1 (de) Verfahren zur verhinderung einer korrosion nach durchfuehrung einer aluminium-aetzung
US3632434A (en) Process for glass passivating silicon semiconductor junctions
PL117438B1 (en) Method for masking and passivating of semiconductor elementnta
US3255005A (en) Masking process for semiconductor elements
CH631291A5 (de) Verfahren zur stabilisierenden oberflaechenbehandlung von halbleiterkoerpern.
US4159215A (en) Droplet migration doping using reactive carriers and dopants
US3355291A (en) Application of glass to semiconductor devices
DE2037524A1 (de) Verfahren zur Herstellung eines in Glas gekapselten Halbleiterbauelements
CA1165847A (en) Method of manufacturing photo-voltaic devices
JPS583984A (ja) クロム・エッチング用の酸性の水性エッチャント組成物
US3444015A (en) Method of etching tantalum
JPS54113253A (en) Bonding method of semiconductor pellet
JPS61179541A (ja) リフトオフ法によるパタ−ン形成法
JPS6320377B2 (it)
JPS59150427A (ja) 半導体装置およびその製造方法
JPS618941A (ja) 半導体装置の製造方法
JPS54107423A (en) Selenium material, its manufacture, and photosensor thereof for electronic photograph
JPS604236A (ja) 半導体装置の製造方法
SU1506481A1 (ru) Способ изготовлени элемента пам ти дл ППЗУ
Miles et al. An Electrochemical Method for Stripping Tin From Semiconductor Packages
JPS5914642A (ja) 半導体における選択的ガラスパツシベ−シヨン方法