KR910014937A - 반도체 기억장치 - Google Patents

반도체 기억장치 Download PDF

Info

Publication number
KR910014937A
KR910014937A KR1019900018940A KR900018940A KR910014937A KR 910014937 A KR910014937 A KR 910014937A KR 1019900018940 A KR1019900018940 A KR 1019900018940A KR 900018940 A KR900018940 A KR 900018940A KR 910014937 A KR910014937 A KR 910014937A
Authority
KR
South Korea
Prior art keywords
memory cell
register means
cell arrays
semiconductor memory
memory
Prior art date
Application number
KR1019900018940A
Other languages
English (en)
Other versions
KR940006362B1 (ko
Inventor
도시유끼 오가와
Original Assignee
시기 모리야
미쓰비시 뎅끼 가부시끼가이샤
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 시기 모리야, 미쓰비시 뎅끼 가부시끼가이샤 filed Critical 시기 모리야
Publication of KR910014937A publication Critical patent/KR910014937A/ko
Application granted granted Critical
Publication of KR940006362B1 publication Critical patent/KR940006362B1/ko

Links

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G11C7/1078—Data input circuits, e.g. write amplifiers, data input buffers, data input registers, data input level conversion circuits
    • G11C7/109—Control signal input circuits
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G11C7/1051—Data output circuits, e.g. read-out amplifiers, data output buffers, data output registers, data output level conversion circuits
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G11C7/1051—Data output circuits, e.g. read-out amplifiers, data output buffers, data output registers, data output level conversion circuits
    • G11C7/106—Data output latches
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G11C7/1078—Data input circuits, e.g. write amplifiers, data input buffers, data input registers, data input level conversion circuits
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G11C7/1078—Data input circuits, e.g. write amplifiers, data input buffers, data input registers, data input level conversion circuits
    • G11C7/1087—Data input latches
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G11C7/1078—Data input circuits, e.g. write amplifiers, data input buffers, data input registers, data input level conversion circuits
    • G11C7/1093—Input synchronization
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C2207/00—Indexing scheme relating to arrangements for writing information into, or reading information out from, a digital store
    • G11C2207/10—Aspects relating to interfaces of memory device to external buses
    • G11C2207/107—Serial-parallel conversion of data or prefetch

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Dram (AREA)
  • Static Random-Access Memory (AREA)

Abstract

내용 없음

Description

반도체 기억장치
본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음
제1도는 이 발명의 한 실시예인 반도체 기억장치의 전체의 구성을 개략적으로 표시하는 도면이다. 제2도는 제1도에 표시하는 반도체 기억장치의 주요부의 구성을 표시하는 도면이다. 제6도는 이 발명의 다른 실시예인 반도체 기억장치의 전체의 구성을 개략적으로 표시하는 도면이다.

Claims (1)

  1. 각각의 복수의 행 및 열로 이루어진 매트릭상으로 배열된 복수의 메모리 셀을 가진 복수의 메모리 셀 어레이를 포함하는 반도체 기억장치에 있어서, 상기 복수의 메모리 셀 어레이의 각각에 대하여 설치되고, 상기 메모리셀 매트릭스의 1행의 메모리 셀과 데이타의 수수가 가능한 기억용량을 구비하는 복수의 레지스터 수단, 및 상기 복수의 레지스터 수단의 각각에 대응하여 상기 설치되어, 대응의 레지스터 수단을 적어도 2개의 메로리 셀 어레이에 결합하는 수단을 구비하여, 상기 결합수단은, 전송선 지시 신호에 응답하여, 대응의 레지스터 수단을 상기 적어도 2개의 메모리셀 어레이중의 1개에 선택적으로 결합하여, 결합된 메모리 셀 어레이와 레지스터 수단과의 사이에서의 데이타 전송을 가능하게 하는 수단을 포함하는, 반도체 기억장치.
    ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.
KR1019900018940A 1990-01-19 1990-11-22 반도체 기억장치와 그 동작방법 KR940006362B1 (ko)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP2011496A JP2880547B2 (ja) 1990-01-19 1990-01-19 半導体記憶装置
JP2-11496 1990-01-19

Publications (2)

Publication Number Publication Date
KR910014937A true KR910014937A (ko) 1991-08-31
KR940006362B1 KR940006362B1 (ko) 1994-07-18

Family

ID=11779640

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019900018940A KR940006362B1 (ko) 1990-01-19 1990-11-22 반도체 기억장치와 그 동작방법

Country Status (4)

Country Link
US (1) US5566371A (ko)
JP (1) JP2880547B2 (ko)
KR (1) KR940006362B1 (ko)
DE (1) DE4022149A1 (ko)

Families Citing this family (20)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH05151769A (ja) * 1991-11-28 1993-06-18 Mitsubishi Electric Corp マルチポートメモリ
JPH05225774A (ja) * 1992-02-13 1993-09-03 Mitsubishi Electric Corp マルチポート半導体記憶装置
EP0681279B1 (en) * 1994-05-03 2001-07-18 Sun Microsystems, Inc. Frame buffer random access memory and system
KR0142962B1 (ko) * 1995-05-12 1998-08-17 김광호 계급적 컬럼선택라인구조를 가지는 반도체 메모리 장치
JPH08315567A (ja) * 1995-05-22 1996-11-29 Mitsubishi Electric Corp 半導体記憶装置
JPH09134590A (ja) * 1995-09-04 1997-05-20 Mitsubishi Electric Corp 半導体記憶回路装置及びその設計装置
US5737767A (en) * 1995-11-08 1998-04-07 Advanced Micro Devices, Inc. System for reconfiguring the width of an x-y RAM
SG74580A1 (en) * 1996-03-08 2000-08-22 Hitachi Ltd Semiconductor ic device having a memory and a logic circuit implemented with a single chip
JPH1031886A (ja) * 1996-07-17 1998-02-03 Nec Corp ランダムアクセスメモリ
US5691956A (en) * 1996-07-17 1997-11-25 Chang; Edward C. M. Memory with fast decoding
US5982672A (en) * 1996-10-18 1999-11-09 Samsung Electronics Co., Ltd. Simultaneous data transfer through read and write buffers of a DMA controller
US5717629A (en) * 1996-10-24 1998-02-10 Yin; Ronald Loh-Hwa Memory circuit and method of operation therefor
US6167486A (en) 1996-11-18 2000-12-26 Nec Electronics, Inc. Parallel access virtual channel memory system with cacheable channels
US5812469A (en) * 1996-12-31 1998-09-22 Logic Vision, Inc. Method and apparatus for testing multi-port memory
US6170046B1 (en) * 1997-10-28 2001-01-02 Mmc Networks, Inc. Accessing a memory system via a data or address bus that provides access to more than one part
US6044030A (en) * 1998-12-21 2000-03-28 Philips Electronics North America Corporation FIFO unit with single pointer
US6708254B2 (en) 1999-11-10 2004-03-16 Nec Electronics America, Inc. Parallel access virtual channel memory system
US7746701B2 (en) * 2008-01-10 2010-06-29 Micron Technology, Inc. Semiconductor memory device having bit line pre-charge unit separated from data register
JP5731730B2 (ja) 2008-01-11 2015-06-10 ピーエスフォー ルクスコ エスエイアールエルＰＳ４ Ｌｕｘｃｏ Ｓ．ａ．ｒ．ｌ． 半導体記憶装置及びその半導体記憶装置を含むデータ処理システム
US10602139B2 (en) * 2017-12-27 2020-03-24 Omnivision Technologies, Inc. Embedded multimedia systems with adaptive rate control for power efficient video streaming

Family Cites Families (25)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4450560A (en) * 1981-10-09 1984-05-22 Teradyne, Inc. Tester for LSI devices and memory devices
JPS5956284A (ja) * 1982-09-24 1984-03-31 Hitachi Micro Comput Eng Ltd 半導体記憶装置
US4628480A (en) * 1983-10-07 1986-12-09 United Technologies Automotive, Inc. Arrangement for optimized utilization of I/O pins
US4974199A (en) * 1984-06-28 1990-11-27 Westinghouse Electric Corp. Digital IC-microcomputer interface
US4636986B1 (en) * 1985-01-22 1999-12-07 Texas Instruments Inc Separately addressable memory arrays in a multiple array semiconductor chip
US4855954A (en) * 1985-03-04 1989-08-08 Lattice Semiconductor Corporation In-system programmable logic device with four dedicated terminals
DE3534216A1 (de) * 1985-09-25 1987-04-02 Bayerische Motoren Werke Ag Datenbussystem fuer fahrzeuge
US5109406A (en) * 1985-09-30 1992-04-28 Kabushiki Kaisha Toshiba Call control method and apparatus for a switching system
US4771285A (en) * 1985-11-05 1988-09-13 Advanced Micro Devices, Inc. Programmable logic cell with flexible clocking and flexible feedback
US4817054A (en) * 1985-12-04 1989-03-28 Advanced Micro Devices, Inc. High speed RAM based data serializers
US4758747A (en) * 1986-05-30 1988-07-19 Advanced Micro Devices, Inc. Programmable logic device with buried registers selectively multiplexed with output registers to ports, and preload circuitry therefor
US5060140A (en) * 1986-01-16 1991-10-22 Jupiter Technology Inc. Universal programmable data communication connection system
CA1293565C (en) * 1986-04-28 1991-12-24 Norio Ebihara Semiconductor memory
US4766593A (en) * 1986-12-22 1988-08-23 Motorola, Inc. Monolithically integrated testable registers that cannot be directly addressed
US5042013A (en) * 1987-05-27 1991-08-20 Hitachi, Ltd. Semiconductor memory
JPH0748301B2 (ja) * 1987-12-04 1995-05-24 富士通株式会社 半導体記憶装置
JP2501344B2 (ja) * 1987-12-26 1996-05-29 株式会社東芝 デ―タ転送回路
JPH0760595B2 (ja) * 1988-01-12 1995-06-28 日本電気株式会社 半導体メモリ
JPH01224993A (ja) * 1988-03-04 1989-09-07 Nec Corp マルチポートメモリ
US4891794A (en) * 1988-06-20 1990-01-02 Micron Technology, Inc. Three port random access memory
JPH0283899A (ja) * 1988-09-20 1990-03-23 Fujitsu Ltd 半導体記憶装置
JPH02246087A (ja) * 1989-03-20 1990-10-01 Hitachi Ltd 半導体記憶装置ならびにその冗長方式及びレイアウト方式
US5001671A (en) * 1989-06-27 1991-03-19 Vitelic Corporation Controller for dual ported memory
US4984214A (en) * 1989-12-05 1991-01-08 International Business Machines Corporation Multiplexed serial register architecture for VRAM
US5028821A (en) * 1990-03-01 1991-07-02 Plus Logic, Inc. Programmable logic device with programmable inverters at input/output pads

Also Published As

Publication number Publication date
DE4022149C2 (ko) 1993-07-29
JPH03216888A (ja) 1991-09-24
US5566371A (en) 1996-10-15
KR940006362B1 (ko) 1994-07-18
DE4022149A1 (de) 1991-07-25
JP2880547B2 (ja) 1999-04-12

Similar Documents

Publication Publication Date Title
KR910014937A (ko) 반도체 기억장치
KR920013446A (ko) 블럭라이트 기능을 구비하는 반도체기억장치
KR920006997A (ko) 용장회로(冗長回路)
KR970071789A (ko) 반도체 기억 장치
KR970017611A (ko) 다수의 메모리 어레이내에 분포된 다수의 뱅크들을 갖는 동기성 반도체 메모리 장치
KR930018373A (ko) 멀티포트 반도체 기억장치
KR930005030A (ko) 반도체 메모리
KR890002886A (ko) 반도체 기억장치
KR900005451A (ko) 반도체메모리장치
KR970051296A (ko) 다수의 뱅크를 갖는 반도체 메모리 장치
KR930703739A (ko) 프로그램가능한 논리쎌과 그 배열
KR870009384A (ko) 반도체 기억 장치
US4796224A (en) Layout for stable high speed semiconductor memory device
KR860003611A (ko) 반도체 메모리 장치
KR950006852A (ko) 고속동작을 위한 입출력라인구동방식을 가지는 반도체메모리장치
KR920008773A (ko) 반도체 기억장치
KR920001545A (ko) 반도체 기억장치
KR860002155A (ko) 반도체 장치
ATE229219T1 (de) Speicheranordnung mit adressverwürfelung
KR960012026A (ko) 반도체 기억장치
KR930020459A (ko) 간단화된 제어하에서 필요한 데이터를 융통성좋게 출력할 수 있는 반도체 메모리장치 및 동작방법
KR890012320A (ko) 반도체기억장치
KR920006983A (ko) 저잡음 감지 구조를 가진 반도체 메모리 장치
KR920010624A (ko) 반도체기억장치
KR920017128A (ko) 메모리셀 어레이 사이에 공유된 용장 워드선을 가진 다이내믹 ram 디바이스

Legal Events

Date Code Title Description
A201 Request for examination
E902 Notification of reason for refusal
G160 Decision to publish patent application
E701 Decision to grant or registration of patent right
GRNT Written decision to grant
FPAY Annual fee payment

Payment date: 20070710

Year of fee payment: 14

LAPS Lapse due to unpaid annual fee