KR910005466A - 전극 단자 상호 접속방법 - Google Patents

전극 단자 상호 접속방법 Download PDF

Info

Publication number
KR910005466A
KR910005466A KR1019900012676A KR900012676A KR910005466A KR 910005466 A KR910005466 A KR 910005466A KR 1019900012676 A KR1019900012676 A KR 1019900012676A KR 900012676 A KR900012676 A KR 900012676A KR 910005466 A KR910005466 A KR 910005466A
Authority
KR
South Korea
Prior art keywords
circuit board
electrode
electrode terminal
semiconductor device
conductive particles
Prior art date
Application number
KR1019900012676A
Other languages
English (en)
Other versions
KR940008554B1 (ko
Inventor
히로시 다까바야시
마사노리 다까하시
Original Assignee
야마지 게이조오
캐논 가부시끼가이샤
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from JP1210584A external-priority patent/JPH06103702B2/ja
Priority claimed from JP1216140A external-priority patent/JPH0382048A/ja
Priority claimed from JP1324983A external-priority patent/JPH03185894A/ja
Priority claimed from JP2195332A external-priority patent/JP2704033B2/ja
Application filed by 야마지 게이조오, 캐논 가부시끼가이샤 filed Critical 야마지 게이조오
Publication of KR910005466A publication Critical patent/KR910005466A/ko
Application granted granted Critical
Publication of KR940008554B1 publication Critical patent/KR940008554B1/ko

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L24/83Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • GPHYSICS
    • G02OPTICS
    • G02FOPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
    • G02F1/00Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
    • G02F1/01Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour 
    • G02F1/13Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour  based on liquid crystals, e.g. single liquid crystal display cells
    • G02F1/133Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
    • G02F1/1333Constructional arrangements; Manufacturing methods
    • G02F1/1345Conductors connecting electrodes to cell terminals
    • G02F1/13452Conductors connecting driver circuitry and terminals of panels
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/50Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
    • H01L21/56Encapsulations, e.g. encapsulation layers, coatings
    • H01L21/563Encapsulation of active face of flip-chip device, e.g. underfilling or underencapsulation of flip-chip, encapsulation preform on chip or mounting substrate
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/50Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
    • H01L21/60Attaching or detaching leads or other conductive members, to be used for carrying current to or from the device in operation
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/48Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/498Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
    • H01L23/49866Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers characterised by the materials
    • H01L23/49883Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers characterised by the materials the conductive materials containing organic materials or pastes, e.g. for thick films
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/74Apparatus for manufacturing arrangements for connecting or disconnecting semiconductor or solid-state bodies
    • H01L24/741Apparatus for manufacturing means for bonding, e.g. connectors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L24/81Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/30Assembling printed circuits with electric components, e.g. with resistor
    • H05K3/32Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits
    • H05K3/321Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits by conductive adhesives
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/12Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001Core members of the bump connector
    • H01L2224/13075Plural core members
    • H01L2224/13078Plural core members being disposed next to each other, e.g. side-to-side arrangements
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/12Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/14Structure, shape, material or disposition of the bump connectors prior to the connecting process of a plurality of bump connectors
    • H01L2224/141Disposition
    • H01L2224/14104Disposition relative to the bonding areas, e.g. bond pads, of the semiconductor or solid-state body
    • H01L2224/1411Disposition relative to the bonding areas, e.g. bond pads, of the semiconductor or solid-state body the bump connectors being bonded to at least one common bonding area
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/15Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161Disposition
    • H01L2224/16151Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/16221Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/16225Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/15Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161Disposition
    • H01L2224/16151Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/16221Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/16225Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/16227Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation the bump connector connecting to a bond pad of the item
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/15Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/17Structure, shape, material or disposition of the bump connectors after the connecting process of a plurality of bump connectors
    • H01L2224/171Disposition
    • H01L2224/17104Disposition relative to the bonding areas, e.g. bond pads
    • H01L2224/17106Disposition relative to the bonding areas, e.g. bond pads the bump connectors being bonded to at least one common bonding area
    • H01L2224/17107Disposition relative to the bonding areas, e.g. bond pads the bump connectors being bonded to at least one common bonding area the bump connectors connecting two common bonding areas
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321Disposition
    • H01L2224/32151Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32225Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732Location after the connecting process
    • H01L2224/73201Location after the connecting process on the same surface
    • H01L2224/73203Bump and layer connectors
    • H01L2224/73204Bump and layer connectors the bump connector being embedded into the layer connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/81Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
    • H01L2224/818Bonding techniques
    • H01L2224/81801Soldering or alloying
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/8319Arrangement of the layer connectors prior to mounting
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/838Bonding techniques
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01005Boron [B]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01013Aluminum [Al]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01019Potassium [K]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01024Chromium [Cr]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01027Cobalt [Co]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01033Arsenic [As]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01047Silver [Ag]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01078Platinum [Pt]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01079Gold [Au]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01082Lead [Pb]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/013Alloys
    • H01L2924/014Solder alloys
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/06Polymers
    • H01L2924/078Adhesive characteristics other than chemical
    • H01L2924/07802Adhesive characteristics other than chemical not being an ohmic electrical conductor
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/06Polymers
    • H01L2924/078Adhesive characteristics other than chemical
    • H01L2924/0781Adhesive characteristics other than chemical being an ohmic electrical conductor
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/11Device type
    • H01L2924/14Integrated circuits
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/10Details of components or other objects attached to or integrated in a printed circuit board
    • H05K2201/10613Details of electrical connections of non-printed components, e.g. special leads
    • H05K2201/10621Components characterised by their electrical contacts
    • H05K2201/10674Flip chip
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/10Details of components or other objects attached to or integrated in a printed circuit board
    • H05K2201/10613Details of electrical connections of non-printed components, e.g. special leads
    • H05K2201/10954Other details of electrical connections
    • H05K2201/10977Encapsulated connections
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2203/00Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
    • H05K2203/10Using electric, magnetic and electromagnetic fields; Using laser light
    • H05K2203/105Using an electrical field; Special methods of applying an electric potential
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/10Apparatus or processes for manufacturing printed circuits in which conductive material is applied to the insulating support in such a manner as to form the desired conductive pattern
    • H05K3/102Apparatus or processes for manufacturing printed circuits in which conductive material is applied to the insulating support in such a manner as to form the desired conductive pattern by bonding of conductive powder, i.e. metallic powder
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/22Secondary treatment of printed circuits
    • H05K3/28Applying non-metallic protective coatings
    • H05K3/281Applying non-metallic protective coatings by means of a preformed insulating foil

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Power Engineering (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • Nonlinear Science (AREA)
  • Mathematical Physics (AREA)
  • Crystallography & Structural Chemistry (AREA)
  • Chemical & Material Sciences (AREA)
  • Optics & Photonics (AREA)
  • Wire Bonding (AREA)
  • Liquid Crystal (AREA)
  • Photovoltaic Devices (AREA)
  • Coupling Device And Connection With Printed Circuit (AREA)
  • Combinations Of Printed Boards (AREA)

Abstract

내용 없음

Description

전극 단자 상호 접속방법
본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음
제1도는 본 발명에 따른 전도성입자를 분산하는 방법을 설명하는 개략도.

Claims (23)

  1. 접속될 한쌍의 회로기판에 형성된 전극단자를 상호 접속하는 방법에 있어서;기판의 전극단자에 전도성 입자를 선택적으로 부착시키기 위해 회로기판중 최소한 1개에 대전된 전도성 입자를 분산시키고, 전기적으로 전극단자를 상호 접속하기 위해 회로기판쌍의 전극단자간에 전도성 입자를 삽입하는 것을 특징으로 하는 전극단자 상호 접속방법.
  2. 제1항에 있어서, 분산전에 전도성 입자를 부착하는데 불필요한 한쌍의 회로 기판을 절연마스크로 덮는 것을 특징으로 하는 전극 단자 상호 접속방법.
  3. 제2항에 있어서, 절연 마스크가 접착제에 의해 회로기판에 이용되는 것을 특징으로 하는 전극단자 상호 접속 방법.
  4. 제1항에 있어서, 전극단자의 접속부와 다른 전극 단자의 일부가 절연막으로 코팅되는 것을 특징으로 하는 전극 단자 접속방법.
  5. 제1항에 있어서, 상기 전도성 입자가 전도성 판을 수지입자를 구비하는 것을 특징으로 하는 전극 단자 상호 접속방법.
  6. 제1항에 있어서, 회로기판중 최소한 1개가 반도체 장치를 구비하는 것을 특징으로 하는 전극 단자 상호 접속방법.
  7. 제6항 있어서, 반도체장치의 다이에지(die egde)와 대면하는 반도체장치와 접속되는 회로기판의 일부를 절연막으로 덮는 것을 특징으로 하는 전극 단자 상호 접속방법.
  8. 제6항에 있어서, 반도체장치의 전극단자가 접속을 위치적으로 일렬로 배열되고, 반도체 장치의 일부가 제1접착제로 다른 회로 기판에 접착되며, 다른 회로 기판과 반도체 장치의 비접착부가 고정을 위해 제2접착제로 접착되는 것을 특징으로 하는 전극 단자 상호 접속방법.
  9. 제1전기 회로기판에 형성된 전극과 제2전기 회로기판에 형성된 전극을 전기적으로 접속시켜서 상호 고정시킨 전극 단자 상호 접속방법에 있어서, 그곳에 형성된 전극 단자에 전도성 입자를 선택적으로 부착시키기 위해 제1 및 제2회로 기판중 최소한 1개에 전도성 입자를 분산시켜서, 제1회로 기판에 형성된 전극단자와 제2회로기판에 형성된 전극단자와 접착시키는 것을 특징으로 하는 전극 단자 상호 접속방법.
  10. 제9항에 있어서, 전도성 입자가 대전되어서 전극단자에 전도성 입자를 선택적으로 부착시키기 위해 전극단자에 집중되는 정전계로 분산되는 것을 특징으로 하는 전극 단자 상호 접속방법.
  11. 제9항에 있어서, 전도성 입자가 분산되는 제1 및 제2회로 기판중 최소한 1개가 접속되는 전극 단자와 다른 전극 단자의 일부르 덮는 절연 필름을 구비하는 것을 특징으로 하는 전극 단자 상호 접속방법.
  12. 9항에 있어서, 상기 전도성 입자가 전도성 판을 덮은 수지 입자를 구비하는 것을 특징으로 하는 전극 단자 상호 접속방법.
  13. 제9항에 있어서, 반도체 장치를 구비하는 것을 특징으로 하는 전극 단자 상호 접속방법.
  14. 제11항에 있어서, 반도체 장치의 다이에지와 대면하는 반도체 장치와 접속되는 회로기판의 일부를 절연막으로 덮는 것을 특징으로 하는 전극 단자 상호 접속방법.
  15. 제13항에 있어서, 반도체 장치의 전극단자가 접속을 위해 위치적으로 일렬로 배열되고, 반도체 장치의 일부가 제1접착제로 다른 회로기판에 접착되며, 다른 회로기판과 반도체 장치의 비 접착부가 고정을 위해 제2접착제로 접착되는 것을 특징으로 하는 전극 단자 상호 접속방법.
  16. 제1전기 회로기판에 형성된 전극과 제2전기 회로기판에 형성된 전극을 전기적으로 접속시켜서 상호 고정시키는 전극 단자 상호 접속 방법에 있어서, 대전계가 형성되는 대전영역을 지나서 전도성 입자가 흐르므로 전도성 입자를 대전시키고, 그곳에 형성된 전극 단자에 전도성 입자를 선택적으로 부착시키기 위해 제1 및 제2회로기판 최소한 한개에 전도성 입자를 분산시킴으로서 제1회로기판에 형성된 전극단자와 제2회로기판에 형성된 전극 단자를 접촉시키는 것을 특징으로 하는 전극 단자 상호 접속방법.
  17. 제16항에 있어서, 상기 대전 영역이 박서 대전기(boxer chager)로 형성되는 것을 특징으로 하는 전극 단자 상호 접속방법.
  18. 제16항에 있어서, 대전된 전도성 입자와 전극 단자에 전도성 입자를 선택적으로 부착시키기 위해 전극 단자에 집중되는 정전계에서 분산되는 것을 특징으로 하는 전극 단자 상호 접속방법.
  19. 제16항에 있어서, 회로기판상의 전극 단자의 접속부와 다른 일부를 절연부재로 덮으므로서, 대전된 전도성 입자가 분산되어 회로기판상의 전극단자에 부착되는 것을 특징으로 하는 전극 단자 상호 접속방법.
  20. 제16항에 있어서, 상기 전도성 입자가 전도성 판을 덮은 수지 입자를 구비하는 것을 특징으로 하는 전극 단자 상호 접속방법.
  21. 제16항에 있어서, 제1회로기판에 형성된 전극 단자와 제1회로기판에 형성된 전극 단자가 절연 접착제로 서로 고착되는 것을 특징으로 하는 전극 단자 상호 접속방법.
  22. 반도체 장치의 전극패드와 회로기판의 전극 단자사이에 위치적으로 일렬로 배열한 후 회로기판에 반도체 장치를 접속하는 방법에 있어서, 회로기판의 전극 단자와 반도체 장치의 전극패드 중 최소한 한개에 전도성 수지 및 전도성 입자를 혼합한 페이스트(paste)를 이용하여, 전도성 수지를 경화시키는 반면에 회로기판의 전극 단자에 대하여 반도체 장치의 전극 패드를 누르는 것을 특징으로 하는 반도체 장치 접속방법.
  23. 제22항에 있어서, 상기 전도성 입자가 전도성 판을 덮은 수지 입자를 구비하는 것을 특징으로 하는 전극 단자 상호 접속방법.
    ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.
KR1019900012676A 1989-08-17 1990-08-17 전극단자 상호 접속방법 KR940008554B1 (ko)

Applications Claiming Priority (8)

Application Number Priority Date Filing Date Title
JP1210584A JPH06103702B2 (ja) 1989-08-17 1989-08-17 電極端子の相互接続方法及び電気接続構造体の製造方法
JP1-210584 1989-08-17
JP1-216140 1989-08-24
JP1216140A JPH0382048A (ja) 1989-08-24 1989-08-24 半導体素子の接続方法
JP1-324983 1989-12-15
JP1324983A JPH03185894A (ja) 1989-12-15 1989-12-15 電極端子の相互接続方法
JP2195332A JP2704033B2 (ja) 1990-07-23 1990-07-23 電極端子の相互接続方法
JP2-195332 1990-07-23

Publications (2)

Publication Number Publication Date
KR910005466A true KR910005466A (ko) 1991-03-30
KR940008554B1 KR940008554B1 (ko) 1994-09-24

Family

ID=27475753

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019900012676A KR940008554B1 (ko) 1989-08-17 1990-08-17 전극단자 상호 접속방법

Country Status (5)

Country Link
US (1) US5352318A (ko)
EP (1) EP0413335B1 (ko)
KR (1) KR940008554B1 (ko)
AT (1) ATE138225T1 (ko)
DE (1) DE69026992T2 (ko)

Families Citing this family (27)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE4242408C2 (de) * 1991-12-11 1998-02-26 Mitsubishi Electric Corp Verfahren zum Verbinden eines Schaltkreissubstrates mit einem Halbleiterteil
WO1994001284A1 (en) * 1992-07-03 1994-01-20 Citizen Watch Co., Ltd. Ink jet head
JPH07221105A (ja) * 1994-01-31 1995-08-18 Fujitsu Ltd 半導体装置の製造方法及び半導体装置
TW277152B (ko) * 1994-05-10 1996-06-01 Hitachi Chemical Co Ltd
EP0710058A3 (en) * 1994-10-14 1997-07-09 Samsung Display Devices Co Ltd Short circuit prevention between electrically conductive parts
EP0827632B1 (en) * 1995-05-22 2002-01-09 Hitachi Chemical Co., Ltd. Semiconductor device having a semiconductor chip electrically connected to a wiring substrate
DE19529490A1 (de) * 1995-08-10 1997-02-13 Fraunhofer Ges Forschung Chipkontaktierungsverfahren, damit hergestellte elektronische Schaltung und Trägersubstrat zur Kontaktierung von Chips
SG47183A1 (en) * 1995-10-16 1998-03-20 Texas Instruments Inc Method and apparatus for forming bumps on substrates
KR970064335A (ko) * 1996-02-01 1997-09-12 빈센트 비. 인그라시아 프린트된 와이어링 보드 단자상에 전도층을 형성하는 방법 및 장치
JPH1084014A (ja) * 1996-07-19 1998-03-31 Shinko Electric Ind Co Ltd 半導体装置の製造方法
US6635514B1 (en) * 1996-12-12 2003-10-21 Tessera, Inc. Compliant package with conductive elastomeric posts
US6867948B1 (en) * 1999-01-22 2005-03-15 Seagate Technology Llc Disc drives having flexible circuits with liquid crystal polymer dielectric
US7662468B2 (en) * 2000-10-06 2010-02-16 Brock Usa, Llc Composite materials made from pretreated, adhesive coated beads
KR100737896B1 (ko) 2001-02-07 2007-07-10 삼성전자주식회사 어레이 기판과, 액정표시장치 및 그 제조방법
JP3711873B2 (ja) 2001-02-19 2005-11-02 ソニーケミカル株式会社 バンプレスicチップの製造方法
WO2003003798A1 (en) * 2001-06-29 2003-01-09 Toray Engineering Co., Ltd. Joining method using anisotropic conductive adhesive
DE10141753A1 (de) * 2001-08-29 2003-03-20 Orga Kartensysteme Gmbh Verfahren zur Montage eines elektronischen Bauelementes auf einer Trägerstuktur in Face-Down-Technik
US6768209B1 (en) * 2003-02-03 2004-07-27 Micron Technology, Inc. Underfill compounds including electrically charged filler elements, microelectronic devices having underfill compounds including electrically charged filler elements, and methods of underfilling microelectronic devices
CN1849180B (zh) * 2003-07-09 2010-06-16 福莱金属公司 沉积和构图方法
US7244477B2 (en) 2003-08-20 2007-07-17 Brock Usa, Llc Multi-layered sports playing field with a water draining, padding layer
TWI239574B (en) * 2004-03-18 2005-09-11 Ind Tech Res Inst The method of conductive particles dispersing
DE102005038956B3 (de) 2005-08-16 2007-03-22 Infineon Technologies Ag Verfahren zum Beschichten einer Struktur mit Halbleiterchips
DE102007027473A1 (de) 2007-06-14 2008-12-18 Manroland Ag Drucktechnisch hergestellte funktionale Komponenten
WO2010095715A1 (ja) * 2009-02-20 2010-08-26 ヘンケル コーポレイション 電極の接続方法およびそれに使用される接続組成物
GB2523983A (en) * 2013-12-17 2015-09-16 Conpart As Bonded assemblies with pre-deposited polymer balls on demarcated areas and methods of forming such bonded assemblies
CN108807841A (zh) * 2018-06-01 2018-11-13 深圳市诚捷智能装备股份有限公司 一种贴胶装置
CN112968116A (zh) * 2020-10-15 2021-06-15 重庆康佳光电技术研究院有限公司 芯片的键合方法和***、存储介质、电子装置

Family Cites Families (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3692606A (en) * 1969-03-28 1972-09-19 Ransburg Electro Coating Corp Method of electrostatically depositing particles onto the trailing edge of a substrate
US3923581A (en) * 1971-06-25 1975-12-02 Texas Instruments Inc Method of making a thermal display system
US4049844A (en) * 1974-09-27 1977-09-20 General Electric Company Method for making a circuit board and article made thereby
JPS55110097A (en) * 1979-02-19 1980-08-25 Matsushita Electric Ind Co Ltd Method of mounting electronic part
US4414603A (en) * 1980-03-27 1983-11-08 Senichi Masuda Particle charging apparatus
JPH0230579B2 (ja) * 1981-09-24 1990-07-06 Seiko Epson Corp Handotaishusekikairosochi
JPS59195837A (ja) * 1983-04-21 1984-11-07 Sharp Corp Lsiチツプボンデイング方法
US4668533A (en) * 1985-05-10 1987-05-26 E. I. Du Pont De Nemours And Company Ink jet printing of printed circuit boards
JPS61289650A (ja) * 1985-06-18 1986-12-19 Nippon Denso Co Ltd 半導体装置の半田バンプ形成方法
JPS62174932A (ja) * 1986-01-28 1987-07-31 Mitsubishi Electric Corp 半導体装置の製造方法
US4971829A (en) * 1987-06-08 1990-11-20 Canon Kabushiki Kaisha Spraying process for corona charges spacer material and attracting the same to plate having an electrical potential
US4857482A (en) * 1987-06-30 1989-08-15 Kabushiki Kaisha Toshiba Method of forming bump electrode and electronic circuit device
FR2620569A1 (fr) * 1987-09-11 1989-03-17 Radiotechnique Compelec Procede pour calibrer l'epaisseur d'une soudure d'un composant electronique sur un substrat
JPH0740496B2 (ja) * 1989-03-01 1995-05-01 シャープ株式会社 電極上への導電性粒子の配置方法

Also Published As

Publication number Publication date
EP0413335A3 (en) 1991-10-30
ATE138225T1 (de) 1996-06-15
DE69026992D1 (de) 1996-06-20
EP0413335B1 (en) 1996-05-15
KR940008554B1 (ko) 1994-09-24
DE69026992T2 (de) 1996-10-24
US5352318A (en) 1994-10-04
EP0413335A2 (en) 1991-02-20

Similar Documents

Publication Publication Date Title
KR910005466A (ko) 전극 단자 상호 접속방법
US3818279A (en) Electrical interconnection and contacting system
US5258577A (en) Die mounting with uniaxial conductive adhesive
JPS5639075B2 (ko)
JPH0513913A (ja) 回路基板に対するフレキシブルケーブルの接続装置
KR970060594A (ko) 소켓
DK231287D0 (da) System til aftagelig montering af halvledere paa ledersubstrater
JP3743716B2 (ja) フレキシブル配線基板及び半導体素子の実装方法
JP2000082512A (ja) 異方導電性シート及び回路基板検査用アダプタ装置
JPS6450539A (en) Connection of electronic component and transfer type microlead faceplate used therefor
JP2600745Y2 (ja) 集積回路の検査装置用治具
JP3529229B2 (ja) 導電テープ及びそれを用いた液晶表示装置
JP3163626B2 (ja) 回路基板検査用アダプター装置の製造方法および回路基板検査用アダプター装置
JPH0966689A (ja) Icカード
JPH03289070A (ja) 電極端子の相互接続方法
JPH0440277Y2 (ko)
KR100275440B1 (ko) 전도성 필림을 이용한 회로기판의 실장 방법 및 지그
JPS63299242A (ja) 半導体装置の接続方法
JPS61265827A (ja) 半導体回路
TW261692B (en) Membrane probing of circuits
JPH02243974A (ja) 半導体装置の試験治具
JPH0499098A (ja) プリント基板のアース方法
GB1598554A (en) Circuit assemblies
JPH011252A (ja) 半導体素子試験用治具
JPS63122132A (ja) 電気的接続材料のマイクロ形成方法

Legal Events

Date Code Title Description
A201 Request for examination
E902 Notification of reason for refusal
G160 Decision to publish patent application
E701 Decision to grant or registration of patent right
GRNT Written decision to grant
FPAY Annual fee payment

Payment date: 20080826

Year of fee payment: 15

LAPS Lapse due to unpaid annual fee