JPS6457647U - - Google Patents

Info

Publication number
JPS6457647U
JPS6457647U JP15187387U JP15187387U JPS6457647U JP S6457647 U JPS6457647 U JP S6457647U JP 15187387 U JP15187387 U JP 15187387U JP 15187387 U JP15187387 U JP 15187387U JP S6457647 U JPS6457647 U JP S6457647U
Authority
JP
Japan
Prior art keywords
integrated circuit
type semiconductor
macro cells
slice type
semiconductor integrated
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP15187387U
Other languages
English (en)
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Priority to JP15187387U priority Critical patent/JPS6457647U/ja
Publication of JPS6457647U publication Critical patent/JPS6457647U/ja
Pending legal-status Critical Current

Links

Landscapes

  • Design And Manufacture Of Integrated Circuits (AREA)
  • Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)

Description

【図面の簡単な説明】
第１図はトランジスタ素子のゲート幅による配
線長とゲート遅延との関係図、第２図はマクロセ
ルの一種であるＡＮＤゲート論理回路図、第３図
は本考案の一実施例を説明するＡＮＤ回路の平面
構造図、第４図は半導体チツプ上の各種セルの配
置例を示す平面図である。 １ａ，１ｂ，１ｃ：ゲート電極、２，２′：不
純物領域、３ａ，３ａ′，３ｂ，３ｂ′，３ｃ，
３ｃ′：ゲートチヤネル、６：半導体基板。

Claims (1)

  1. 【実用新案登録請求の範囲】 複数個の半導体素子で構成されたマクロセルが
    、アレイ状に配置されるマスタスライス方式の半
    導体集積回路において、 前記個々のマクロセルは種々のゲート幅のトラ
    ンジスタを備えてなることを特徴とするマスタス
    ライス方式の半導体集積回路。
JP15187387U 1987-10-02 1987-10-02 Pending JPS6457647U (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP15187387U JPS6457647U (ja) 1987-10-02 1987-10-02

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP15187387U JPS6457647U (ja) 1987-10-02 1987-10-02

Publications (1)

Publication Number Publication Date
JPS6457647U true JPS6457647U (ja) 1989-04-10

Family

ID=31426298

Family Applications (1)

Application Number Title Priority Date Filing Date
JP15187387U Pending JPS6457647U (ja) 1987-10-02 1987-10-02

Country Status (1)

Country Link
JP (1) JPS6457647U (ja)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH02309673A (ja) * 1989-05-24 1990-12-25 Nec Corp 半導体集積回路

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH02309673A (ja) * 1989-05-24 1990-12-25 Nec Corp 半導体集積回路

Similar Documents

Publication Publication Date Title
JPH0114707B2 (ja)
KR930003235A (ko) 마스터 슬라이스형 반도체 집적회로 장치의 기본셀 형성을 위한 트랜지스터 배치와 마스터 슬라이스형 반도체 집적회로 장치
JPS6065546A (ja) ゲ−トアレイ型集積回路
JPS6457647U (ja)
US3985591A (en) Method of manufacturing parallel gate matrix circuits
JPS6350850Y2 (ja)
JP2541537B2 (ja) 半導体集積回路装置の製造方法
JPH02146849U (ja)
JPH01274450A (ja) 半導体集積回路
JPS6393645U (ja)
JPH0296371A (ja) 半導体装置
JPS60166158U (ja) メモリーセル
JPH0176066U (ja)
JPH0268453U (ja)
JPH0342688Y2 (ja)
JPH02136340U (ja)
JPH03145762A (ja) マスタースライス集積回路
JPH07153926A (ja) 半導体集積回路装置
JPS62196358U (ja)
JPH01116445U (ja)
JPH02213164A (ja) 半導体集積回路の製造方法
JPH01121936U (ja)
JPS6390844U (ja)
JPH0476058U (ja)
JPH0296749U (ja)