JPS6271580U - - Google Patents
Info
- Publication number
- JPS6271580U JPS6271580U JP16330385U JP16330385U JPS6271580U JP S6271580 U JPS6271580 U JP S6271580U JP 16330385 U JP16330385 U JP 16330385U JP 16330385 U JP16330385 U JP 16330385U JP S6271580 U JPS6271580 U JP S6271580U
- Authority
- JP
- Japan
- Prior art keywords
- signal
- outputs
- output signals
- circuits
- latch
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 230000004044 response Effects 0.000 claims 2
- 238000010586 diagram Methods 0.000 description 2
- 238000007493 shaping process Methods 0.000 description 1
Landscapes
- Tests Of Electronic Circuits (AREA)
Description
第１図は、本考案の信号発生器のブロツク図。
第２図は、第１図の信号発生器のタイミング図。
１０１：アドレス・カウンタ、１０２：メモリ
、１０４，１０５，１０８：Ｄ―フリツプ・フロ
ツプ、１０３，１０６，１０７：遅延回路、１０
９：パルス整形回路。
FIG. 1 is a block diagram of the signal generator of the present invention.
2 is a timing diagram of the signal generator of FIG. 1; FIG. 101: Address counter, 102: Memory, 104, 105, 108: D-flip-flop, 103, 106, 107: Delay circuit, 10
9: Pulse shaping circuit.
Claims (1)
信号を出力するカウンタと、前記カウンタの出力
信号に応答して記憶データを並列出力するメモリ
と、前記メモリの並列出力信号をラツチする複数
のラツチ回路と、前記各ラツチ回路の出力信号を
遅延する複数の遅延回路と、前記複数の遅延回路
の出力信号に応答して信号を出力する出力回路と
から成る信号発生器。 A counter that counts clock input signals and outputs a signal corresponding to the counted value, a memory that outputs stored data in parallel in response to the output signal of the counter, and a plurality of latch circuits that latch the parallel output signals of the memory. A signal generator comprising: a plurality of delay circuits that delay output signals of each of the latch circuits; and an output circuit that outputs a signal in response to the output signals of the plurality of delay circuits.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP16330385U JPH0524227Y2 (en) | 1985-10-24 | 1985-10-24 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP16330385U JPH0524227Y2 (en) | 1985-10-24 | 1985-10-24 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS6271580U true JPS6271580U (en) | 1987-05-07 |
| JPH0524227Y2 JPH0524227Y2 (en) | 1993-06-21 |
Family
ID=31091376
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP16330385U Expired - Lifetime JPH0524227Y2 (en) | 1985-10-24 | 1985-10-24 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPH0524227Y2 (en) |
-
1985
- 1985-10-24 JP JP16330385U patent/JPH0524227Y2/ja not_active Expired - Lifetime
Also Published As
| Publication number | Publication date |
|---|---|
| JPH0524227Y2 (en) | 1993-06-21 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPS61128832U (en) | ||
| JPS6271580U (en) | ||
| JPS61128841U (en) | ||
| JPS61160556U (en) | ||
| JPS5986742U (en) | Programmable timing generation circuit | |
| JPS5957033U (en) | Specified number pulse generation circuit | |
| JPS61143334U (en) | ||
| JPS63129333U (en) | ||
| JPH0210633U (en) | ||
| JPH0163224U (en) | ||
| JPS6082343U (en) | Memory address generation circuit | |
| JPS6135443U (en) | Pulse output control circuit | |
| JPS5953455U (en) | display controller | |
| JPS6175638U (en) | ||
| JPS62188845U (en) | ||
| JPH01149129U (en) | ||
| JPS61147444U (en) | ||
| JPS62203521U (en) | ||
| JPS5847945U (en) | Request signal processing circuit | |
| JPS60127034U (en) | Waveform processing circuit | |
| JPH01110522U (en) | ||
| JPS5881603U (en) | Function generator | |
| JPS60158161U (en) | frequency/voltage converter | |
| JPS59152827U (en) | Pulse generation circuit | |
| JPS6363781U (en) |