JPS5649543A - Method for forming solder bump - Google Patents
Method for forming solder bumpInfo
- Publication number
- JPS5649543A JPS5649543A JP12412979A JP12412979A JPS5649543A JP S5649543 A JPS5649543 A JP S5649543A JP 12412979 A JP12412979 A JP 12412979A JP 12412979 A JP12412979 A JP 12412979A JP S5649543 A JPS5649543 A JP S5649543A
- Authority
- JP
- Japan
- Prior art keywords
- film
- bump
- electrode
- solder
- foundation
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/10—Bump connectors ; Manufacturing methods related thereto
- H01L24/11—Manufacturing methods
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/03—Manufacturing methods
- H01L2224/036—Manufacturing methods by patterning a pre-deposited material
- H01L2224/0361—Physical or chemical etching
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/03—Manufacturing methods
- H01L2224/039—Methods of manufacturing bonding areas involving a specific sequence of method steps
- H01L2224/03912—Methods of manufacturing bonding areas involving a specific sequence of method steps the bump being used as a mask for patterning the bonding area
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/11—Manufacturing methods
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/11—Manufacturing methods
- H01L2224/1147—Manufacturing methods using a lift-off mask
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/13099—Material
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01005—Boron [B]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01013—Aluminum [Al]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01022—Titanium [Ti]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01024—Chromium [Cr]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01029—Copper [Cu]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01078—Platinum [Pt]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01082—Lead [Pb]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/013—Alloys
- H01L2924/014—Solder alloys
Landscapes
- Engineering & Computer Science (AREA)
- Manufacturing & Machinery (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Wire Bonding (AREA)
Abstract
PURPOSE:To obtain a bump with high accuracy by a metbod wherein a metal film incompatible with solder is coated at the same time of forming the foundation for the bump, solder plating is carried out in the coated state of the metal film to form spherical solder at an electrode portion and then the metal film is removed by etching together with the bump foundation. CONSTITUTION:An Al electrode 3 is formed on an Si substrate 2 and an oxide film 4 is coated on the substrate 2 including both ends of the electrode 3. A bump foundation film 5 consisting of Cu, Ti is evaporated all over thus obtained surface and a metal film 11 such as Cr, Ti and Al incompatible with solder thereon. After apllying a photoregist film 6 all over that, a hole 6a with a diameter same as that of a bump to be formed is bored at a position above the electrode 3 and the film 11 is removed by etching to expose the film 5 in the bore 6a. Then, an Ni layer 7, an Sn layer 8 and a Pb layer 9 are placed on one another in the bore 6a and the surround film 6 is removed to expose the ends of the left film 11. The layers 7, 8 and 9 are melted to form a bump sphere 10 by the action of surface tension. In such a manner, the extension of the bump sphere 10 is prevented by the presence of the film 11 and finally the films 5 and 11 are removed by etching.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP12412979A JPS5649543A (en) | 1979-09-28 | 1979-09-28 | Method for forming solder bump |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP12412979A JPS5649543A (en) | 1979-09-28 | 1979-09-28 | Method for forming solder bump |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS5649543A true JPS5649543A (en) | 1981-05-06 |
Family
ID=14877632
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP12412979A Pending JPS5649543A (en) | 1979-09-28 | 1979-09-28 | Method for forming solder bump |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS5649543A (en) |
Cited By (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4950623A (en) * | 1988-08-02 | 1990-08-21 | Microelectronics Center Of North Carolina | Method of building solder bumps |
US5137845A (en) * | 1990-07-31 | 1992-08-11 | International Business Machines Corporation | Method of forming metal contact pads and terminals on semiconductor chips |
US5289631A (en) * | 1992-03-04 | 1994-03-01 | Mcnc | Method for testing, burn-in, and/or programming of integrated circuit chips |
US5376584A (en) * | 1992-12-31 | 1994-12-27 | International Business Machines Corporation | Process of making pad structure for solder ball limiting metallurgy having reduced edge stress |
US5767010A (en) * | 1995-03-20 | 1998-06-16 | Mcnc | Solder bump fabrication methods and structure including a titanium barrier layer |
US6409073B1 (en) * | 1998-07-15 | 2002-06-25 | Fraunhofer-Gesellschaft Zur Foerderung Der Angewandten Forschung E.V. | Method for transfering solder to a device and/or testing the device |
US6461953B1 (en) | 1998-08-10 | 2002-10-08 | Fujitsu Limited | Solder bump forming method, electronic component mounting method, and electronic component mounting structure |
Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS50155968A (en) * | 1974-06-07 | 1975-12-16 |
-
1979
- 1979-09-28 JP JP12412979A patent/JPS5649543A/en active Pending
Patent Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS50155968A (en) * | 1974-06-07 | 1975-12-16 |
Cited By (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4950623A (en) * | 1988-08-02 | 1990-08-21 | Microelectronics Center Of North Carolina | Method of building solder bumps |
US5137845A (en) * | 1990-07-31 | 1992-08-11 | International Business Machines Corporation | Method of forming metal contact pads and terminals on semiconductor chips |
US5289631A (en) * | 1992-03-04 | 1994-03-01 | Mcnc | Method for testing, burn-in, and/or programming of integrated circuit chips |
US5374893A (en) * | 1992-03-04 | 1994-12-20 | Mcnc | Apparatus for testing, burn-in, and/or programming of integrated circuit chips, and for placing solder bumps thereon |
US5381946A (en) * | 1992-03-04 | 1995-01-17 | Mcnc | Method of forming differing volume solder bumps |
US5376584A (en) * | 1992-12-31 | 1994-12-27 | International Business Machines Corporation | Process of making pad structure for solder ball limiting metallurgy having reduced edge stress |
US5767010A (en) * | 1995-03-20 | 1998-06-16 | Mcnc | Solder bump fabrication methods and structure including a titanium barrier layer |
US6222279B1 (en) | 1995-03-20 | 2001-04-24 | Mcnc | Solder bump fabrication methods and structures including a titanium barrier layer |
US6409073B1 (en) * | 1998-07-15 | 2002-06-25 | Fraunhofer-Gesellschaft Zur Foerderung Der Angewandten Forschung E.V. | Method for transfering solder to a device and/or testing the device |
US6461953B1 (en) | 1998-08-10 | 2002-10-08 | Fujitsu Limited | Solder bump forming method, electronic component mounting method, and electronic component mounting structure |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS5649543A (en) | Method for forming solder bump | |
JPS5586130A (en) | Connection of semiconductor element | |
JPS5773952A (en) | Chip for face down bonding and production thereof | |
JPS56100451A (en) | Manufacture of electrode of semiconductor device | |
JPS55156339A (en) | Forming method of bump electrode | |
JPS5779649A (en) | Formation of electrode | |
JPS54160166A (en) | Electrode forming method for semiconductor device | |
JPS56133872A (en) | Manufacture of semiconductor device | |
JPS5521106A (en) | Method of forming ohmic electrode | |
JPS57138160A (en) | Formation of electrode | |
JPS54157479A (en) | Electrode terminal forming method to wiring connecting semiconductor elements | |
JPS5649541A (en) | Multilayer wiring structure for integrated circuit | |
JPS56105653A (en) | Gold bump forming method of semiconductor device | |
JPS6412554A (en) | Manufacture of semiconductor device | |
JPS57139945A (en) | Forming method for solder bump electrode | |
JPS55130148A (en) | Forming method of bump electrode | |
JPS56135927A (en) | Forming method for electrode of semiconductor device | |
JPS55145350A (en) | Fabricating method of semiconductor device | |
JPS5633858A (en) | Manufacture of semiconductor device | |
JPS5419690A (en) | Electrode of semiconductor devices | |
JPS54113246A (en) | Solder bump electrode structure | |
JPS5285469A (en) | Solder connecting electrode in semiconductor devices | |
JPS55151358A (en) | Fabricating method of thin film integrated circuit | |
JPS5732624A (en) | Fabrication of semiconductor device | |
JPS55103742A (en) | Fabrication of electrode of semiconductor element |