JPS5587464A - Integrated circuit package - Google Patents
Integrated circuit packageInfo
- Publication number
- JPS5587464A JPS5587464A JP16402078A JP16402078A JPS5587464A JP S5587464 A JPS5587464 A JP S5587464A JP 16402078 A JP16402078 A JP 16402078A JP 16402078 A JP16402078 A JP 16402078A JP S5587464 A JPS5587464 A JP S5587464A
- Authority
- JP
- Japan
- Prior art keywords
- terminal
- input signal
- pattern
- package
- super
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
- H01L2224/48091—Arched
Landscapes
- Lead Frames For Integrated Circuits (AREA)
Abstract
PURPOSE: To obtain faulty action-free IC package for super-high speed operation by short-circuiting input signal terminal and end earthing terminal with the assistance of conductive pattern on the ceramic substrate.
CONSTITUTION: MoMn pattern 12 is created on the ceramic substrate 11 with copal lead terminal 13 bonded at one end. The pattern 12 and terminal 13 are plated with gold. Input signal terminal 13 and an adjacent terminal 13" are connected by means of the pattern 12. Next, IC chip 4 is installed and wire-connected as prearranged, and is sealed with a ceramic cap. After this procedure, if an input signal line is connected to the terminal 13 and terminal 13" is connected to an earthing line through terminal resistance with a connection line, an input signal pulse in the super-high speed logical circuit is absorbed by the terminal resistance. Thus faulty action due to reflection is prevented and a package of high reliability is obtained.
COPYRIGHT: (C)1980,JPO&Japio
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP53164020A JPS5832786B2 (en) | 1978-12-25 | 1978-12-25 | integrated circuit package |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP53164020A JPS5832786B2 (en) | 1978-12-25 | 1978-12-25 | integrated circuit package |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS5587464A true JPS5587464A (en) | 1980-07-02 |
JPS5832786B2 JPS5832786B2 (en) | 1983-07-15 |
Family
ID=15785253
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP53164020A Expired JPS5832786B2 (en) | 1978-12-25 | 1978-12-25 | integrated circuit package |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS5832786B2 (en) |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS6021286U (en) * | 1983-07-21 | 1985-02-14 | ブラザー工業株式会社 | washing machine |
-
1978
- 1978-12-25 JP JP53164020A patent/JPS5832786B2/en not_active Expired
Also Published As
Publication number | Publication date |
---|---|
JPS5832786B2 (en) | 1983-07-15 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS64755A (en) | Integrated circuit | |
JPS5279773A (en) | Bonding method of ic | |
JPS5553446A (en) | Container of electronic component | |
JPS5231758A (en) | Liquid display device | |
JPS5587464A (en) | Integrated circuit package | |
JPS5277587A (en) | Wiring of integrated circuit outside chip | |
JPS5240973A (en) | Method of connecting semiconductor devices | |
JPS5546578A (en) | Method of mounting integrated circuit | |
JPS5587463A (en) | Integrated circuit package | |
JPS5319760A (en) | Integrated circuit device | |
JPS5353261A (en) | Electronic device | |
JPS57126159A (en) | Integrated circuit package | |
JPS55105353A (en) | Package for semiconductor device | |
JPS5483768A (en) | Semiconductor device | |
JPS5287363A (en) | Semiconductor packdage | |
JPS5546561A (en) | Method of fabricating hybrid integrated circuit | |
JPS5360170A (en) | Input/output pads of ic chip | |
JPS5715435A (en) | Substrate for semiconductor device | |
JPS53108372A (en) | Substrate for wireless bonding | |
JPS57208154A (en) | Semiconductor device | |
JPS5283166A (en) | Semiconductor device and its production | |
JPS53104198A (en) | Liquid crystal panel | |
JPS6477134A (en) | Method of assembling integrated circuit | |
JPS54142983A (en) | Semiconductor device | |
JPS5344172A (en) | Semiconductor integrated circuit |