JPS5537650A - Microcomputer - Google Patents

Microcomputer

Info

Publication number
JPS5537650A
JPS5537650A JP11042478A JP11042478A JPS5537650A JP S5537650 A JPS5537650 A JP S5537650A JP 11042478 A JP11042478 A JP 11042478A JP 11042478 A JP11042478 A JP 11042478A JP S5537650 A JPS5537650 A JP S5537650A
Authority
JP
Japan
Prior art keywords
instruction
bus
register
cycle
cal6
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP11042478A
Other languages
Japanese (ja)
Other versions
JPS611772B2 (en
Inventor
Toshiaki Suzuki
Takashi Sakao
Yoshiaki Daimatsu
Kazuaki Mayumi
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Panasonic Holdings Corp
Original Assignee
Matsushita Electric Industrial Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Matsushita Electric Industrial Co Ltd filed Critical Matsushita Electric Industrial Co Ltd
Priority to JP11042478A priority Critical patent/JPS5537650A/en
Publication of JPS5537650A publication Critical patent/JPS5537650A/en
Publication of JPS611772B2 publication Critical patent/JPS611772B2/ja
Granted legal-status Critical Current

Links

Landscapes

  • Executing Machine-Instructions (AREA)
  • Microcomputers (AREA)

Abstract

PURPOSE: To quicken instruction execution by reducing machine cycles needed for the instruction execution by performing arithmetic more than twice within one machine cycle by performing wired logic arithmetic using a bus.
CONSTITUTION: A two byte instruction, stored in instruction ROM1, is a two- machine-cycle instruction and at the 1st cycle, an instruction code is outputted to instruction decoder CAL6. Then, CAL6 turns bus driver 8 ON by a control signal, obtained by decoding the instruction, to output the value of register A7 to bus 13. At this time, the mode of arithmetic unit ALU10 is set to complementary generation and a generated complementary is stored in register A7 again. At the 2nd machine cycle, data at the 2nd byte of ROM1 is latched in registers 2 and 3 and then outputted to buses 13 and 14 respectively by turning bus drivers 4 and 5 by the control signal of CAL6 and at the same time, the complemented contents of register A7 are outputted to bus 13. In this case, ALU10 is operated in an addition mode to add the contents of buses 13 and 14 and also to store the output in register A7 again.
COPYRIGHT: (C)1980,JPO&Japio
JP11042478A 1978-09-07 1978-09-07 Microcomputer Granted JPS5537650A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP11042478A JPS5537650A (en) 1978-09-07 1978-09-07 Microcomputer

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP11042478A JPS5537650A (en) 1978-09-07 1978-09-07 Microcomputer

Publications (2)

Publication Number Publication Date
JPS5537650A true JPS5537650A (en) 1980-03-15
JPS611772B2 JPS611772B2 (en) 1986-01-20

Family

ID=14535399

Family Applications (1)

Application Number Title Priority Date Filing Date
JP11042478A Granted JPS5537650A (en) 1978-09-07 1978-09-07 Microcomputer

Country Status (1)

Country Link
JP (1) JPS5537650A (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH01228019A (en) * 1988-03-08 1989-09-12 Fujitsu Ltd Data processor
JPH01263820A (en) * 1988-04-15 1989-10-20 Hitachi Ltd Microprocessor

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH01228019A (en) * 1988-03-08 1989-09-12 Fujitsu Ltd Data processor
JPH01263820A (en) * 1988-04-15 1989-10-20 Hitachi Ltd Microprocessor

Also Published As

Publication number Publication date
JPS611772B2 (en) 1986-01-20

Similar Documents

Publication Publication Date Title
JPS56149646A (en) Operation controller
RU96118510A (en) DISPLAYING USING MULTI-SETS OF TEAMS
JPS54122043A (en) Electronic computer
JPS5537650A (en) Microcomputer
JP2784001B2 (en) Instruction processing circuit of programmable controller
JPS5479533A (en) Data processing unit
JPS6079431A (en) Programmable controller
JPS55115155A (en) One chip multi-microcomputer
JPS54141536A (en) Information processing system
KR0163905B1 (en) Forced input device of arithmetic logic unit
JP2618703B2 (en) High-speed operation processing method of programmable sequence controller
JPS5578343A (en) Information processing unit
JPS554668A (en) Computer
JPS553020A (en) Microprogram control system
JPS5694449A (en) Trace system in computer
JPS5563439A (en) Instruction control system for direct data bit
JPS54105442A (en) Microprogram control system
JPS55166739A (en) Data processor
JPS55103645A (en) Microprogram control system
JPS5559550A (en) Microprogram control unit
JPS54109739A (en) Free address decision method for microprocessor
JPS56159740A (en) Arithmetic controller
JPS5525179A (en) Page change-over control system
JPS5510660A (en) Data processor
JPS54140846A (en) Micro-diagnostic system