JPS56159740A - Arithmetic controller - Google Patents
Arithmetic controllerInfo
- Publication number
- JPS56159740A JPS56159740A JP6363580A JP6363580A JPS56159740A JP S56159740 A JPS56159740 A JP S56159740A JP 6363580 A JP6363580 A JP 6363580A JP 6363580 A JP6363580 A JP 6363580A JP S56159740 A JPS56159740 A JP S56159740A
- Authority
- JP
- Japan
- Prior art keywords
- instruction
- bit
- indirect branch
- latch
- driver
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/30003—Arrangements for executing specific machine instructions
- G06F9/3005—Arrangements for executing specific machine instructions to perform operations for flow control
- G06F9/30054—Unconditional branch instructions
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/30003—Arrangements for executing specific machine instructions
- G06F9/3005—Arrangements for executing specific machine instructions to perform operations for flow control
- G06F9/30061—Multi-way branch instructions, e.g. CASE
Landscapes
- Engineering & Computer Science (AREA)
- Software Systems (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Advance Control (AREA)
- Executing Machine-Instructions (AREA)
Abstract
PURPOSE:To begin a read at the starting address of an indirect branch instruction even if the number of address bit of firmware exceeds that of arithmetic bits of a bit-slicing logical operating circuit (ALU), by processing a fetch cycle and an execution cycle simultaneously. CONSTITUTION:For example, an instruction N holds the starting address of an indirect branch destination. As a clock C rises, the output of an instruction N-1 in a control memory 3 is held in a latch 4 and at the same time, the address of the instruction N appears in a program counter 2. High-order eight-bit outputs A and B in the latch 4 are analyzed by a decoder 5 to generate a drive signal for a driver 6. An output C obtained by the control memory 3 is inputted to an ALU1 via the driver 6 and at the same time, the instruction N is latched by the latch 4. The high- order eight-bit A and B of the instruction N are analyzed by the decoder 5. The low-order eight-bit outputs D and E and inputted to the ALU1 via a driver 7. Consequently, the starting address of the indirect branch destination is read in the ALU1 to execute the indirect branch instruction.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP6363580A JPS56159740A (en) | 1980-05-14 | 1980-05-14 | Arithmetic controller |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP6363580A JPS56159740A (en) | 1980-05-14 | 1980-05-14 | Arithmetic controller |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS56159740A true JPS56159740A (en) | 1981-12-09 |
Family
ID=13234999
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP6363580A Pending JPS56159740A (en) | 1980-05-14 | 1980-05-14 | Arithmetic controller |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS56159740A (en) |
-
1980
- 1980-05-14 JP JP6363580A patent/JPS56159740A/en active Pending
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US4307445A (en) | Microprogrammed control apparatus having a two-level control store for data processor | |
US4539635A (en) | Pipelined digital processor arranged for conditional operation | |
ES8601545A1 (en) | A nibble and word addressable memory to accessing consecutive data units for supporting decimal arithmetic operations. | |
GB1054725A (en) | ||
GB1426748A (en) | Small micro-programme data processing system employing multi- syllable micro instructions | |
JPS56159740A (en) | Arithmetic controller | |
US4175284A (en) | Multi-mode process control computer with bit processing | |
JPS638971A (en) | Polynomial vector arithmetic and control unit | |
JPS5479533A (en) | Data processing unit | |
JPS56105505A (en) | High-speed sequence control device with numerical operation function | |
JPS578851A (en) | Parallel processing system | |
JPS5537650A (en) | Microcomputer | |
JPS6455602A (en) | Instruction processing circuit for programmable controller | |
JPS573151A (en) | Test system for 1-chip microcomputer | |
JPS57114945A (en) | Microprogram controller | |
GB1499187A (en) | Data processing methods and apparatus | |
JPS5523510A (en) | Sequence control unit | |
JPS54152938A (en) | Microprogram pipeline register control system | |
JPS6488748A (en) | Apparatus and method for generating data induction state signal | |
JPS57114946A (en) | Microprogram controller | |
SU1273939A1 (en) | Microprocessor | |
KR0163905B1 (en) | Forced input device of arithmetic logic unit | |
JPS57203141A (en) | Method and device for controlling microprogram | |
JPS57168345A (en) | Data processing device | |
JPS56152047A (en) | Microprogram controller |