JPS5534396A - Semiconductor memory - Google Patents
Semiconductor memoryInfo
- Publication number
- JPS5534396A JPS5534396A JP11176779A JP11176779A JPS5534396A JP S5534396 A JPS5534396 A JP S5534396A JP 11176779 A JP11176779 A JP 11176779A JP 11176779 A JP11176779 A JP 11176779A JP S5534396 A JPS5534396 A JP S5534396A
- Authority
- JP
- Japan
- Prior art keywords
- amplifier
- complementary outputs
- pair
- semiconductor memory
- coupled
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C5/00—Details of stores covered by group G11C11/00
- G11C5/02—Disposition of storage elements, e.g. in the form of a matrix array
- G11C5/025—Geometric lay-out considerations of storage- and peripheral-blocks in a semiconductor storage device
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Semiconductor Memories (AREA)
Abstract
PURPOSE:To obtain a high-speed and highly-stable LSI memory by enabling a pre-amplifier coupled with a pair of data lines to generate two complementary outputs and then by forming as a main amplifier a differential amplifier which has two inputs to receive the above-mentioned complementary outputs. CONSTITUTION:On a semiconductor memory cell composed of memory cells arranged in a matrix and word lines and data lines connecting respective memory cells, two complementary outputs of pre-amplifier PA0 coupled by a pair of data line D0 and bar D0 are differentially amplified again by differential main amplifier MA after passing through transistors Q and Q by applying address signal A0, the output of a decoder.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP54111767A JPS601711B2 (en) | 1979-09-03 | 1979-09-03 | semiconductor memory |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP54111767A JPS601711B2 (en) | 1979-09-03 | 1979-09-03 | semiconductor memory |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP14805674A Division JPS5539073B2 (en) | 1974-12-25 | 1974-12-25 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS5534396A true JPS5534396A (en) | 1980-03-10 |
JPS601711B2 JPS601711B2 (en) | 1985-01-17 |
Family
ID=14569655
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP54111767A Expired JPS601711B2 (en) | 1979-09-03 | 1979-09-03 | semiconductor memory |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS601711B2 (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS61206997A (en) * | 1985-03-11 | 1986-09-13 | Nec Ic Microcomput Syst Ltd | Semiconductor memory device |
US5237217A (en) * | 1990-11-14 | 1993-08-17 | Matsushita Electric Industrial Co., Ltd. | Decoder circuit with a differential amplifier and applications thereof |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS61135808U (en) * | 1985-02-14 | 1986-08-23 |
-
1979
- 1979-09-03 JP JP54111767A patent/JPS601711B2/en not_active Expired
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS61206997A (en) * | 1985-03-11 | 1986-09-13 | Nec Ic Microcomput Syst Ltd | Semiconductor memory device |
JPH0330955B2 (en) * | 1985-03-11 | 1991-05-01 | Nippon Denki Aishii Maikon Shisutemu Kk | |
US5237217A (en) * | 1990-11-14 | 1993-08-17 | Matsushita Electric Industrial Co., Ltd. | Decoder circuit with a differential amplifier and applications thereof |
Also Published As
Publication number | Publication date |
---|---|
JPS601711B2 (en) | 1985-01-17 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS57208691A (en) | Semiconductor memory | |
IE810717L (en) | Semiconductor memory device | |
EP0370432A3 (en) | High speed differential sense amplifier for use with single transistor memory cells | |
JPS5534396A (en) | Semiconductor memory | |
JPS56130887A (en) | Semiconductor memory device | |
JPS5759243A (en) | Buffer circuit | |
JPS5694574A (en) | Complementary mos sense circuit | |
JPS5534394A (en) | Semiconductor memory | |
JPS5619584A (en) | Semiconductor memory | |
JPS5466042A (en) | Programable read-only memory | |
JPS5782288A (en) | Dynamic memory | |
JPS57130285A (en) | Static semiconductor memory | |
JPS5534400A (en) | Semiconductor memory | |
JPS57130287A (en) | Memory circuit | |
JPS5429936A (en) | Pre-amplifier | |
JPS5325323A (en) | Pre-sense amplifier | |
JPS5750385A (en) | Semiconductor device | |
JPS6466762A (en) | Semiconductor memory device | |
JPS5530897A (en) | Semiconductor memory | |
JPS5271139A (en) | Semiconductor memory | |
JPS567289A (en) | Memory circuit | |
JPS58115683A (en) | Semiconductor memory device | |
JPH1031892A (en) | Semiconductor memory and power supplying system therefor | |
JPS5292446A (en) | Memory | |
JPS5558891A (en) | Semiconductor memory unit |