JPH0465463U - - Google Patents

Info

Publication number
JPH0465463U
JPH0465463U JP1990109010U JP10901090U JPH0465463U JP H0465463 U JPH0465463 U JP H0465463U JP 1990109010 U JP1990109010 U JP 1990109010U JP 10901090 U JP10901090 U JP 10901090U JP H0465463 U JPH0465463 U JP H0465463U
Authority
JP
Japan
Prior art keywords
insulating substrate
led chip
transparent resin
mold structure
view
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP1990109010U
Other languages
English (en)
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Priority to JP1990109010U priority Critical patent/JPH0465463U/ja
Publication of JPH0465463U publication Critical patent/JPH0465463U/ja
Pending legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42Wire connectors; Manufacturing methods related thereto
    • H01L24/44Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L24/45Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/48227Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Structures Or Materials For Encapsulating Or Coating Semiconductor Devices Or Solid State Devices (AREA)

Description

【図面の簡単な説明】
第1図は本考案に係るモジユールタイプLED
のモールド構造の一実施例を示す第2図の−
線断面図、第2図は平面図、第3図は正面図、第
4図は第1図の−線断面図、第5図および第
6図はモールド樹脂のモールド方法を示す断面図
および―線断面図、第7図および第8図は本
考案の他の実施例を示す断面図および―線断
面図、第9図は従来のモジユールタイプLEDの
モールド構造を示す第10図の―線断面図、
第10図は平面図、第11図は第10図の−
線断面図である。 1……絶縁基板、2……光学反射用凹部、3…
…導電パターン、3a,3b……外部電極取出し
部、4……LEDチツプ、5……金線、6……モ
ールド樹脂、6A……回り込み部、7……樹脂注
入用孔、11a〜11d……側面、12……モー
ルド用金型、14……隙間。

Claims (1)

    【実用新案登録請求の範囲】
  1. 絶縁基板上に導電パターンを形成し、その上に
    LEDチツプを実装してワイヤボンデイングし、
    かつ前記LEDチツプを透明樹脂によつてモール
    ドしてなり、この透明樹脂は前記絶縁基板の側面
    または裏面にまで回り込む回り込み部を有してい
    ることを特徴とするモジユールタイプLEDのモ
    ールド構造。
JP1990109010U 1990-10-19 1990-10-19 Pending JPH0465463U (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP1990109010U JPH0465463U (ja) 1990-10-19 1990-10-19

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP1990109010U JPH0465463U (ja) 1990-10-19 1990-10-19

Publications (1)

Publication Number Publication Date
JPH0465463U true JPH0465463U (ja) 1992-06-08

Family

ID=31856164

Family Applications (1)

Application Number Title Priority Date Filing Date
JP1990109010U Pending JPH0465463U (ja) 1990-10-19 1990-10-19

Country Status (1)

Country Link
JP (1) JPH0465463U (ja)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2013033905A (ja) * 2011-07-29 2013-02-14 Lg Innotek Co Ltd 発光素子パッケージ及びこれを具備した照明システム
JP2016511546A (ja) * 2013-03-05 2016-04-14 オスラム オプト セミコンダクターズ ゲゼルシャフト ミット ベシュレンクテル ハフツングOsram Opto Semiconductors GmbH オプトエレクトロニクス部品およびオプトエレクトロニクス部品を有する電子装置

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS611067A (ja) * 1984-06-13 1986-01-07 Stanley Electric Co Ltd プリント基板に装着されたledチツプのモ−ルド方法

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS611067A (ja) * 1984-06-13 1986-01-07 Stanley Electric Co Ltd プリント基板に装着されたledチツプのモ−ルド方法

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2013033905A (ja) * 2011-07-29 2013-02-14 Lg Innotek Co Ltd 発光素子パッケージ及びこれを具備した照明システム
JP2016511546A (ja) * 2013-03-05 2016-04-14 オスラム オプト セミコンダクターズ ゲゼルシャフト ミット ベシュレンクテル ハフツングOsram Opto Semiconductors GmbH オプトエレクトロニクス部品およびオプトエレクトロニクス部品を有する電子装置

Similar Documents

Publication Publication Date Title
JPH0343750U (ja)
JPH0465463U (ja)
JPH038459U (ja)
JPH0465464U (ja)
JPH0463163U (ja)
JPH0463661U (ja)
JPH0328742U (ja)
JPH0292955U (ja)
JPH0377414U (ja)
JPS6413798U (ja)
JPH0292953U (ja)
JPH0163166U (ja)
JPH0226267U (ja)
JPH0268452U (ja)
JPS61149347U (ja)
JPH0163238U (ja)
JPH02101559U (ja)
JPS6413797U (ja)
JPH0249133U (ja)
JPS59177963U (ja) 発光ダイオ−ド
JPS6214754U (ja)
JPH01102840U (ja)
JPS63167746U (ja)
JPS6348170U (ja)
JPH0263547U (ja)