JPH0371789B2 - - Google Patents
Info
- Publication number
- JPH0371789B2 JPH0371789B2 JP57138587A JP13858782A JPH0371789B2 JP H0371789 B2 JPH0371789 B2 JP H0371789B2 JP 57138587 A JP57138587 A JP 57138587A JP 13858782 A JP13858782 A JP 13858782A JP H0371789 B2 JPH0371789 B2 JP H0371789B2
- Authority
- JP
- Japan
- Prior art keywords
- wiring
- basic cell
- basic
- basic cells
- wiring layers
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
- 239000004065 semiconductor Substances 0.000 claims description 19
- 239000000758 substrate Substances 0.000 claims description 4
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 9
- 238000010586 diagram Methods 0.000 description 7
- 238000009792 diffusion process Methods 0.000 description 6
- 238000000034 method Methods 0.000 description 6
- 238000004519 manufacturing process Methods 0.000 description 4
- 230000010354 integration Effects 0.000 description 2
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body
- H01L27/10—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including a plurality of individual components in a repetitive configuration
- H01L27/118—Masterslice integrated circuits
- H01L27/11803—Masterslice integrated circuits using field effect technology
- H01L27/11807—CMOS gate arrays
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Design And Manufacture Of Integrated Circuits (AREA)
- Semiconductor Integrated Circuits (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP13858782A JPS5929440A (ja) | 1982-08-11 | 1982-08-11 | 半導体集積回路装置 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP13858782A JPS5929440A (ja) | 1982-08-11 | 1982-08-11 | 半導体集積回路装置 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS5929440A JPS5929440A (ja) | 1984-02-16 |
JPH0371789B2 true JPH0371789B2 (ko) | 1991-11-14 |
Family
ID=15225593
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP13858782A Granted JPS5929440A (ja) | 1982-08-11 | 1982-08-11 | 半導体集積回路装置 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS5929440A (ko) |
Families Citing this family (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS59163837A (ja) * | 1983-03-09 | 1984-09-14 | Toshiba Corp | 半導体集積回路 |
JPS6022338A (ja) * | 1983-07-19 | 1985-02-04 | Nec Ic Microcomput Syst Ltd | 半導体集積回路装置 |
JPS61149340U (ko) * | 1985-03-06 | 1986-09-16 | ||
JP2588876B2 (ja) * | 1986-05-14 | 1997-03-12 | 三菱電機株式会社 | Cmosマスタスライスlsi |
US4915519A (en) * | 1987-10-30 | 1990-04-10 | International Business Machines Corp. | Direct negative from resistive ribbon |
Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5028796A (ko) * | 1973-04-30 | 1975-03-24 |
-
1982
- 1982-08-11 JP JP13858782A patent/JPS5929440A/ja active Granted
Patent Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5028796A (ko) * | 1973-04-30 | 1975-03-24 |
Also Published As
Publication number | Publication date |
---|---|
JPS5929440A (ja) | 1984-02-16 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
EP0098163B1 (en) | Gate-array chip | |
KR100433025B1 (ko) | 반도체장치,반도체집적회로장치,플립플롭회로,배타적논리합회로,멀티플렉서및가산기 | |
EP0133958B1 (en) | A masterslice semiconductor device | |
JP2016192560A (ja) | 複数のプログラマブル領域を有するゲートアレイ構造 | |
JPH0851353A (ja) | BiCMOSおよびCMOSゲートアレイ用の基本セル | |
JPH0516188B2 (ko) | ||
JPH058585B2 (ko) | ||
US4992845A (en) | Semiconductor integrated circuit device having input/output buffer cells each comprising a plurality of transistor regions arranged in a single line | |
JPH0434309B2 (ko) | ||
JPH0480538B2 (ko) | ||
JPH0371789B2 (ko) | ||
KR100269494B1 (ko) | Soi·cmos 기술을 이용한 소형 반도체 장치 | |
KR920004225B1 (ko) | 마스터 슬라이스(Master slice)방법을 사용하여 반도체 집적회로를 형성하는 방법 | |
JP3651944B2 (ja) | Cmosセル | |
EP0119059B1 (en) | Semiconductor integrated circuit with gate-array arrangement | |
JPH0120539B2 (ko) | ||
JPH0120536B2 (ko) | ||
JPS58169937A (ja) | 半導体集積回路装置 | |
JPH0252428B2 (ko) | ||
JPH0113223B2 (ko) | ||
JPH0258871A (ja) | ボーダーレスマスタスライス半導体装置 | |
JPH0475664B2 (ko) | ||
JPH0329187B2 (ko) | ||
JPH08213577A (ja) | 半導体集積回路装置 | |
JP2522678B2 (ja) | Cmos集積回路装置 |