JP6108037B2 - 半導体装置の製造方法 - Google Patents

半導体装置の製造方法 Download PDF

Info

Publication number
JP6108037B2
JP6108037B2 JP2016537686A JP2016537686A JP6108037B2 JP 6108037 B2 JP6108037 B2 JP 6108037B2 JP 2016537686 A JP2016537686 A JP 2016537686A JP 2016537686 A JP2016537686 A JP 2016537686A JP 6108037 B2 JP6108037 B2 JP 6108037B2
Authority
JP
Japan
Prior art keywords
back surface
recess
semiconductor device
film
manufacturing
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
JP2016537686A
Other languages
English (en)
Other versions
JPWO2016017007A1 (ja
Inventor
みさと 久野
みさと 久野
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Mitsubishi Electric Corp
Original Assignee
Mitsubishi Electric Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Mitsubishi Electric Corp filed Critical Mitsubishi Electric Corp
Application granted granted Critical
Publication of JP6108037B2 publication Critical patent/JP6108037B2/ja
Publication of JPWO2016017007A1 publication Critical patent/JPWO2016017007A1/ja
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/28Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
    • H01L21/283Deposition of conductive or insulating materials for electrodes conducting electric current
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02107Forming insulating materials on a substrate
    • H01L21/02109Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
    • H01L21/02112Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer
    • H01L21/02123Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon
    • H01L21/02142Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon the material containing silicon and at least one metal element, e.g. metal silicate based insulators or metal silicon oxynitrides
    • H01L21/02145Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon the material containing silicon and at least one metal element, e.g. metal silicate based insulators or metal silicon oxynitrides the material containing aluminium, e.g. AlSiOx
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02107Forming insulating materials on a substrate
    • H01L21/02109Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
    • H01L21/02112Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer
    • H01L21/02172Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing at least one metal element, e.g. metal oxides, metal nitrides, metal oxynitrides or metal carbides
    • H01L21/02175Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing at least one metal element, e.g. metal oxides, metal nitrides, metal oxynitrides or metal carbides characterised by the metal
    • H01L21/02178Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing at least one metal element, e.g. metal oxides, metal nitrides, metal oxynitrides or metal carbides characterised by the metal the material containing aluminium, e.g. Al2O3
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/22Diffusion of impurity materials, e.g. doping materials, electrode materials, into or out of a semiconductor body, or between semiconductor regions; Interactions between two or more impurities; Redistribution of impurities
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/22Diffusion of impurity materials, e.g. doping materials, electrode materials, into or out of a semiconductor body, or between semiconductor regions; Interactions between two or more impurities; Redistribution of impurities
    • H01L21/225Diffusion of impurity materials, e.g. doping materials, electrode materials, into or out of a semiconductor body, or between semiconductor regions; Interactions between two or more impurities; Redistribution of impurities using diffusion into or out of a solid from or into a solid phase, e.g. a doped oxide layer
    • H01L21/2251Diffusion into or out of group IV semiconductors
    • H01L21/2254Diffusion into or out of group IV semiconductors from or through or into an applied layer, e.g. photoresist, nitrides
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/26Bombardment with radiation
    • H01L21/263Bombardment with radiation with high-energy radiation
    • H01L21/265Bombardment with radiation with high-energy radiation producing ion implantation
    • H01L21/26506Bombardment with radiation with high-energy radiation producing ion implantation in group IV semiconductors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/26Bombardment with radiation
    • H01L21/263Bombardment with radiation with high-energy radiation
    • H01L21/268Bombardment with radiation with high-energy radiation using electromagnetic radiation, e.g. laser radiation
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/28Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/28Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
    • H01L21/28008Making conductor-insulator-semiconductor electrodes
    • H01L21/28017Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon
    • H01L21/28026Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon characterised by the conductor
    • H01L21/28035Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon characterised by the conductor the final conductor layer next to the insulator being silicon, e.g. polysilicon, with or without impurities
    • H01L21/28044Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon characterised by the conductor the final conductor layer next to the insulator being silicon, e.g. polysilicon, with or without impurities the conductor comprising at least another non-silicon conductive layer
    • H01L21/28061Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon characterised by the conductor the final conductor layer next to the insulator being silicon, e.g. polysilicon, with or without impurities the conductor comprising at least another non-silicon conductive layer the conductor comprising a metal or metal silicide formed by deposition, e.g. sputter deposition, i.e. without a silicidation reaction
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/31Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
    • H01L21/3205Deposition of non-insulating-, e.g. conductive- or resistive-, layers on insulating layers; After-treatment of these layers
    • H01L21/32051Deposition of metallic or metal-silicide layers
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/324Thermal treatment for modifying the properties of semiconductor bodies, e.g. annealing, sintering
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/50Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
    • H01L21/56Encapsulations, e.g. encapsulation layers, coatings
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/77Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
    • H01L21/78Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
    • H01L21/7806Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices involving the separation of the active layers from a substrate
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/40Electrodes ; Multistep manufacturing processes therefor
    • H01L29/401Multistep manufacturing processes
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/40Electrodes ; Multistep manufacturing processes therefor
    • H01L29/43Electrodes ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
    • H01L29/45Ohmic electrodes
    • H01L29/456Ohmic electrodes on silicon
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/28Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
    • H01L21/283Deposition of conductive or insulating materials for electrodes conducting electric current
    • H01L21/285Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation
    • H01L21/28506Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation of conductive layers
    • H01L21/28512Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation of conductive layers on semiconductor bodies comprising elements of Group IV of the Periodic Table
    • H01L21/28518Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation of conductive layers on semiconductor bodies comprising elements of Group IV of the Periodic Table the conductive layers comprising silicides
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76838Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
    • H01L21/76841Barrier, adhesion or liner layers
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/86Types of semiconductor device ; Multistep manufacturing processes therefor controllable only by variation of the electric current supplied, or only the electric potential applied, to one or more of the electrodes carrying the current to be rectified, amplified, oscillated or switched
    • H01L29/861Diodes

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Manufacturing & Machinery (AREA)
  • High Energy & Nuclear Physics (AREA)
  • Ceramic Engineering (AREA)
  • Health & Medical Sciences (AREA)
  • Toxicology (AREA)
  • Electromagnetism (AREA)
  • Optics & Photonics (AREA)
  • Chemical & Material Sciences (AREA)
  • Chemical Kinetics & Catalysis (AREA)
  • Electrodes Of Semiconductors (AREA)

Description

本発明は、Si基板の裏面に金属電極を形成する半導体装置の製造方法に関する。
大電流を駆動させるための電力用半導体装置においてSi基板の裏面に金属電極を形成する(例えば、特許文献1参照)。Si基板と金属電極の剥離を抑制するために両者の間にAl−Si膜を形成する。
日本特開2006−074024号公報
ウエハ製造時の機械的ストレスによりSi基板の裏面に凹部が形成される。この凹部を介してAl−Si膜からSi基板にAlが拡散してp型層が形成される。このp型層に空乏層が到達するため、リーク電流が発生し、デバイスの耐圧が劣化するという問題があった。
本発明は、上述のような課題を解決するためになされたもので、その目的はSi基板の裏面に凹部が存在してもリーク電流と耐圧劣化を抑制することができる半導体装置の製造方法を得るものである。
本発明に係る半導体装置は、凹部が形成された裏面を有するSi基板の前記裏面にn型不純物を注入してn型層を形成する工程と、前記n型層を形成した後に前記裏面上と前記凹部内に保護膜を形成する工程と、前記凹部内の前記保護膜を残しつつ前記裏面上の前記保護膜を除去する工程と、前記保護膜を除去した後に前記裏面上にAl−Si膜を形成する工程と、前記Al−Si膜上に金属電極を形成する工程とを備え、前記凹部内の前記保護膜は、前記Al−Si膜から前記凹部を介して前記Si基板にAlが拡散するのを防ぐことを特徴とする。
本発明では、凹部内の保護膜がAl−Si膜から凹部を介してSi基板にAlが拡散するのを防ぐ。従って、Si基板の裏面に凹部が存在してもリーク電流と耐圧劣化を抑制することができる。
本発明の実施の形態1に係る半導体装置の製造方法を示す断面図である。 本発明の実施の形態1に係る半導体装置の製造方法を示す断面図である。 本発明の実施の形態1に係る半導体装置の製造方法を示す断面図である。 本発明の実施の形態1に係る半導体装置の製造方法を示す断面図である。 比較例に係る半導体装置の製造方法を示す断面図である。 本発明の実施の形態2に係る半導体装置の製造方法を示す断面図である。 本発明の実施の形態3に係る半導体装置の製造方法を示す断面図である。 本発明の実施の形態4に係る半導体装置の製造方法を示す断面図である。 本発明の実施の形態5に係る半導体装置の製造方法を示す断面図である。 本発明の実施の形態6に係る半導体装置の製造方法を示す断面図である。 本発明の実施の形態6に係る半導体装置の製造方法を示す断面図である。 本発明の実施の形態6に係る半導体装置の製造方法の変型例を示す断面図である。
本発明の実施の形態に係る半導体装置の製造方法について図面を参照して説明する。同じ又は対応する構成要素には同じ符号を付し、説明の繰り返しを省略する場合がある。
実施の形態1.
本発明の実施の形態1に係る半導体装置の製造方法について図面を参照しながら説明する。図1〜4は、本発明の実施の形態1に係る半導体装置の製造方法を示す断面図である。
まず、図1に示すように、n型のSi基板1の表面にp型不純物を注入してp型層2を形成し、裏面にn型不純物を注入してn型層3を形成する。Si基板1の裏面には凹部4(傷)が形成されている。次に、図2に示すように、裏面上と凹部4内に酸化膜5を形成する。次に、図3に示すように、スパッタエッチングにより凹部4内の酸化膜5を残しつつ裏面上の酸化膜5を除去する。ここで、酸化膜5は少なくとも凹部4の最深部に残っている必要がある。次に、図4に示すように、裏面上にAl−Si膜6を形成する。次に、Al−Si膜6上に金属電極7を形成する。なお、金属電極7は多層電極である。
続いて、本実施の形態の効果を比較例と比較して説明する。図5は比較例に係る半導体装置の製造方法を示す断面図である。比較例では凹部4の最深部においてSi基板1に直接にAl−Si膜6が接する。このため、デバイスに逆方向の電圧を印加した際にAl−Si膜6から凹部4を介してSi基板1にAlが拡散してp型層が形成される。このp型層に空乏層が到達するため、リーク電流が発生し、デバイスの耐圧が劣化する。
一方、本実施の形態では、凹部4内の酸化膜5がAl−Si膜6から凹部4を介してSi基板1にAlが拡散するのを防ぐ保護膜として機能する。従って、Si基板1の裏面に凹部4が存在してもリーク電流と耐圧劣化を抑制することができる。また、Al−Si膜6によりSi基板1と金属電極7の剥離を抑制することができる。
実施の形態2.
図6は、本発明の実施の形態2に係る半導体装置の製造方法を示す断面図である。本実施の形態では、実施の形態1の酸化膜5の代わりに保護膜としてn型ドープドポリシリコン8を形成する。この場合、凹部4内のn型ドープドポリシリコン8がAl−Si膜6から凹部4を介してSi基板1にAlが拡散するのを防ぐため、実施の形態1と同様の効果を得ることができる。また、n型ドープドポリシリコン8はn型なので、Si基板1をp型に活性化させるAlに対してマージンがあり、凹部4でも通電できる。
実施の形態3.
図7は、本発明の実施の形態3に係る半導体装置の製造方法を示す断面図である。本実施の形態では、実施の形態1の酸化膜5の代わりに保護膜としてリン化酸化膜ガラス9を形成する。この場合でも実施の形態1と同様の効果を得ることができる。また、リン化酸化膜ガラス9はn型なので、実施の形態2と同様に、Si基板1をp型に活性化させるAlに対してマージンがあり、凹部4でも通電できる。
実施の形態4.
図8は、本発明の実施の形態4に係る半導体装置の製造方法を示す断面図である。本実施の形態では、実施の形態1の酸化膜5の代わりに保護膜としてシリサイド化しない単体メタル10(チタン)を形成する。凹部4内の単体メタル10はAlの拡散を防ぐバリアメタルとして作用するため、実施の形態1と同様の効果を得ることができる。また、単体メタル10はn型に対するオーミック性に優れている。
実施の形態5
図9は、本発明の実施の形態5に係る半導体装置の製造方法を示す断面図である。本実施の形態では、n型層3を形成した後に裏面上と凹部4内に金属膜(チタン、コバルト、タングステン、モリブデン)を形成する。その後に、アニールを施すことによって、金属シリサイド11(チタンシリサイド、コバルトシリサイド、タングステンシリサイド、モリブデンシリサイド)を形成する。次に、スパッタエッチングにより凹部4内の金属シリサイド11を残しつつ裏面上の金属シリサイド11を除去する。その後、実施の形態1と同様にAl−Si膜6と金属電極7を形成する。
凹部4内の金属シリサイド11がAl−Si膜6から凹部4を介してSi基板1にAlが拡散するのを防ぐ保護膜として機能するため、実施の形態1と同様の効果を得ることができる。また、金属シリサイド11は単体メタル10よりもn型のn型層3に対するオーミック性に優れ、Alの拡散を防ぐバリアメタルとして作用する。
実施の形態6
図10,11は、本発明の実施の形態6に係る半導体装置の製造方法を示す断面図である。まず、実施の形態1の図1と同様にn型のSi基板1の表面にp型不純物を注入してp型層2を形成し、裏面にn型不純物を注入してn型層3を形成する。Si基板1の裏面には凹部4が形成されている。次に、図10に示すように、裏面にレーザーアニールを施して凹部4を残したままで裏面を再結晶化し、n型層3を再形成する。次に、図11に示すように、裏面上にAl−Si膜6を形成する。Al−Si膜6上に金属電極7を形成する。
これによりAl−Si膜6から凹部4を介してSi基板1にAlが拡散するのを防ぐことができるため、実施の形態1と同様の効果を得ることができる。また、n型層3を再形成することができるため、特性変化を抑制することができる。また、レーザー照射で裏面を溶融させて凹部4を消失させる方法では処理時間が長くなるが、本実施の形態では凹部4を残すことでレーザーアニールの処理時間を短くすることができるため、コストを低減することができる。
図12は、本発明の実施の形態6に係る半導体装置の製造方法の変型例を示す断面図である。レーザーアニールを凹部4のみに選択的に施す。これにより、凹部4付近を再結晶化することがきるため、実施の形態6の効果を得ることができる。また、レーザーアニールを選択的に施すことで、レーザーアニールの処理時間を更に短縮できるため、コストを低減することができる。
1 Si基板、3 n型層、4 凹部、5 酸化膜、6 Al−Si膜、7 金属電極、8 n型ドープドポリシリコン、9 リン化酸化膜ガラス、10 単体メタル、11 金属シリサイド

Claims (7)

  1. 凹部が形成された裏面を有するSi基板の前記裏面にn型不純物を注入してn型層を形成する工程と、
    前記n型層を形成した後に前記裏面上と前記凹部内に保護膜を形成する工程と、
    前記凹部内の前記保護膜を残しつつ前記裏面上の前記保護膜を除去する工程と、
    前記保護膜を除去した後に前記裏面上にAl−Si膜を形成する工程と、
    前記Al−Si膜上に金属電極を形成する工程とを備え、
    前記凹部内の前記保護膜は、前記Al−Si膜から前記凹部を介して前記Si基板にAlが拡散するのを防ぐことを特徴とする半導体装置の製造方法。
  2. 前記保護膜は酸化膜であることを特徴とする請求項1に記載の半導体装置の製造方法。
  3. 前記保護膜はn型ドープドポリシリコン又はリン化酸化膜ガラスであることを特徴とする請求項1に記載の半導体装置の製造方法。
  4. 前記保護膜はシリサイド化しない金属であることを特徴とする請求項1に記載の半導体装置の製造方法。
  5. 前記保護膜は金属シリサイドであることを特徴とする請求項1に記載の半導体装置の製造方法。
  6. 凹部が形成された裏面を有するSi基板の前記裏面にn型不純物を注入してn型層を形成する工程と、
    前記裏面にレーザーアニールを施して前記凹部を残したままで前記裏面を再結晶化し、前記n型層を再形成する工程と、
    前記レーザーアニールの後に前記裏面上にAl−Si膜を形成する工程と、
    前記Al−Si膜上に金属電極を形成する工程とを備えることを特徴とする半導体装置の製造方法。
  7. 前記レーザーアニールを前記凹部に選択的に施すことを特徴とする請求項6に記載の半導体装置の製造方法。
JP2016537686A 2014-07-31 2014-07-31 半導体装置の製造方法 Active JP6108037B2 (ja)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
PCT/JP2014/070246 WO2016017007A1 (ja) 2014-07-31 2014-07-31 半導体装置の製造方法

Publications (2)

Publication Number Publication Date
JP6108037B2 true JP6108037B2 (ja) 2017-04-05
JPWO2016017007A1 JPWO2016017007A1 (ja) 2017-04-27

Family

ID=55216945

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2016537686A Active JP6108037B2 (ja) 2014-07-31 2014-07-31 半導体装置の製造方法

Country Status (6)

Country Link
US (2) US9947544B2 (ja)
JP (1) JP6108037B2 (ja)
KR (1) KR101895178B1 (ja)
CN (1) CN106663612B (ja)
DE (1) DE112014006849B4 (ja)
WO (1) WO2016017007A1 (ja)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN111883418B (zh) * 2020-08-05 2021-04-27 长江存储科技有限责任公司 半导体结构的制造方法

Family Cites Families (21)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4982260A (en) 1989-10-02 1991-01-01 General Electric Company Power rectifier with trenches
JPH03183126A (ja) * 1989-12-13 1991-08-09 Kawasaki Steel Corp 半導体装置の製造方法
JP2629427B2 (ja) * 1990-09-25 1997-07-09 日産自動車株式会社 アルミニウム膜の形成方法
JPH0521387A (ja) * 1991-07-14 1993-01-29 Sony Corp 金属薄膜の低抵抗化方法
JPH0590193A (ja) * 1991-09-27 1993-04-09 Sanyo Electric Co Ltd 半導体装置の製造方法
JP2003060064A (ja) 2001-08-08 2003-02-28 Sharp Corp Mosfet、半導体装置及びその製造方法
US6709904B2 (en) * 2001-09-28 2004-03-23 Agere Systems Inc. Vertical replacement-gate silicon-on-insulator transistor
US7105048B2 (en) * 2001-11-30 2006-09-12 Semiconductor Energy Laboratory Co., Ltd. Laser irradiation apparatus
JP4000877B2 (ja) * 2002-03-19 2007-10-31 松下電器産業株式会社 チップ型半導体素子とその製造方法
JP2003324197A (ja) 2002-04-30 2003-11-14 Rohm Co Ltd 半導体装置およびその製造方法
JP2004303755A (ja) * 2003-03-28 2004-10-28 Renesas Technology Corp 半導体装置の製造方法および半導体装置
JP4814498B2 (ja) 2004-06-18 2011-11-16 シャープ株式会社 半導体基板の製造方法
JP2006074024A (ja) 2004-08-04 2006-03-16 Nissan Motor Co Ltd 炭化珪素半導体装置及びその製造方法
US20060027833A1 (en) 2004-08-04 2006-02-09 Nissan Motor Co., Ltd. Silicon carbide semiconductor device and method of manufacturing the same
JP2011187753A (ja) 2010-03-10 2011-09-22 Toshiba Corp 半導体装置の製造方法
US8502314B2 (en) * 2011-04-21 2013-08-06 Fairchild Semiconductor Corporation Multi-level options for power MOSFETS
DE102011087845B4 (de) * 2011-12-06 2015-07-02 Infineon Technologies Ag Laterales transistorbauelement und verfahren zu dessen herstellung
CN103219416A (zh) * 2013-03-22 2013-07-24 中山大学 一种晶体硅太阳电池局域背表面场的制备方法
CN203312314U (zh) * 2013-06-26 2013-11-27 湖南工程学院 一种全覆盖铝背发射结的n型晶硅太阳电池
CN103456796B (zh) 2013-08-28 2016-06-15 中航(重庆)微电子有限公司 一种沟槽型肖特基功率器件结构及其制造方法
DE102014107325B4 (de) * 2014-05-23 2023-08-10 Infineon Technologies Ag Halbleiterbauelement und verfahren zum herstellen eines halbleiterbauelements

Also Published As

Publication number Publication date
CN106663612B (zh) 2019-07-30
DE112014006849B4 (de) 2023-05-04
US20180144942A1 (en) 2018-05-24
WO2016017007A1 (ja) 2016-02-04
DE112014006849T5 (de) 2017-04-13
US10325776B2 (en) 2019-06-18
US9947544B2 (en) 2018-04-17
US20170040171A1 (en) 2017-02-09
CN106663612A (zh) 2017-05-10
KR101895178B1 (ko) 2018-09-04
JPWO2016017007A1 (ja) 2017-04-27
KR20170016511A (ko) 2017-02-13

Similar Documents

Publication Publication Date Title
WO2013145022A1 (ja) 炭化珪素半導体装置の製造方法
JP2015106695A (ja) 半導体装置及びその製造方法
JP5670605B2 (ja) 半導体装置
JP6108037B2 (ja) 半導体装置の製造方法
JP5865751B2 (ja) 半導体装置及びその製造方法
JP2007141986A (ja) 半導体装置及びその製造方法
TWI628781B (zh) 在半導體技術中用於抑制金屬閘極間的交叉擴散的方法和設備
JP5954597B2 (ja) 半導体装置
JP6337969B2 (ja) 半導体装置およびその製造方法
JP2009278031A (ja) 半導体装置の製造方法
JP6427388B2 (ja) 半導体装置
JP6192952B2 (ja) 半導体装置の製造方法
JP5683436B2 (ja) 半導体装置の製造方法
US20160233163A1 (en) Semiconductor device and method of manufacturing semiconductor device
JP5897676B2 (ja) 半導体装置
JP5917672B2 (ja) 半導体装置
JP2017143138A (ja) 半導体装置およびその製造方法
JP6292969B2 (ja) 炭化珪素半導体装置およびその製造方法
KR100824132B1 (ko) 반도체 소자의 제조 방법
JP6527835B2 (ja) 半導体装置
JP6527831B2 (ja) 半導体装置
KR20080078469A (ko) 모스펫 소자의 제조방법
JP5911948B2 (ja) 半導体装置
JP2012049442A (ja) 半導体装置、およびその製造方法
JP2010278158A (ja) 半導体装置の製造方法

Legal Events

Date Code Title Description
A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20170110

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20170125

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20170207

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20170220

R150 Certificate of patent or registration of utility model

Ref document number: 6108037

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250