JP5012312B2 - 記憶装置の駆動方法 - Google Patents
記憶装置の駆動方法 Download PDFInfo
- Publication number
- JP5012312B2 JP5012312B2 JP2007211733A JP2007211733A JP5012312B2 JP 5012312 B2 JP5012312 B2 JP 5012312B2 JP 2007211733 A JP2007211733 A JP 2007211733A JP 2007211733 A JP2007211733 A JP 2007211733A JP 5012312 B2 JP5012312 B2 JP 5012312B2
- Authority
- JP
- Japan
- Prior art keywords
- write
- pulse
- voltage
- variable resistance
- resistance element
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
- 238000000034 method Methods 0.000 title claims abstract description 44
- 239000012212 insulator Substances 0.000 claims description 21
- 229910052751 metal Inorganic materials 0.000 claims description 14
- 239000002184 metal Substances 0.000 claims description 14
- 239000010949 copper Substances 0.000 claims description 7
- 229910052802 copper Inorganic materials 0.000 claims description 4
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 claims description 3
- 229910052709 silver Inorganic materials 0.000 claims description 3
- BQCADISMDOOEFD-UHFFFAOYSA-N Silver Chemical compound [Ag] BQCADISMDOOEFD-UHFFFAOYSA-N 0.000 claims description 2
- 239000004332 silver Substances 0.000 claims description 2
- JBQYATWDVHIOAR-UHFFFAOYSA-N tellanylidenegermanium Chemical compound [Te]=[Ge] JBQYATWDVHIOAR-UHFFFAOYSA-N 0.000 claims description 2
- 238000009792 diffusion process Methods 0.000 abstract description 9
- 239000004020 conductor Substances 0.000 description 15
- 230000000052 comparative effect Effects 0.000 description 12
- 238000010438 heat treatment Methods 0.000 description 9
- 230000015556 catabolic process Effects 0.000 description 6
- 230000006378 damage Effects 0.000 description 4
- 230000006866 deterioration Effects 0.000 description 4
- 238000010586 diagram Methods 0.000 description 3
- 150000002500 ions Chemical class 0.000 description 3
- 229910021645 metal ion Inorganic materials 0.000 description 3
- 230000007423 decrease Effects 0.000 description 2
- 230000006870 function Effects 0.000 description 2
- 230000007274 generation of a signal involved in cell-cell signaling Effects 0.000 description 2
- 229910002531 CuTe Inorganic materials 0.000 description 1
- 229910004298 SiO 2 Inorganic materials 0.000 description 1
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 1
- 230000009471 action Effects 0.000 description 1
- 229910052782 aluminium Inorganic materials 0.000 description 1
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 description 1
- 230000008859 change Effects 0.000 description 1
- 230000003247 decreasing effect Effects 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 230000008030 elimination Effects 0.000 description 1
- 238000003379 elimination reaction Methods 0.000 description 1
- CMIHHWBVHJVIGI-UHFFFAOYSA-N gadolinium(iii) oxide Chemical compound [O-2].[O-2].[O-2].[Gd+3].[Gd+3] CMIHHWBVHJVIGI-UHFFFAOYSA-N 0.000 description 1
- 230000006872 improvement Effects 0.000 description 1
- 239000011810 insulating material Substances 0.000 description 1
- 238000004519 manufacturing process Methods 0.000 description 1
- 239000000463 material Substances 0.000 description 1
- 239000011159 matrix material Substances 0.000 description 1
- 239000012528 membrane Substances 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 229910052814 silicon oxide Inorganic materials 0.000 description 1
- 239000010944 silver (metal) Substances 0.000 description 1
- 229910052714 tellurium Inorganic materials 0.000 description 1
- PORWMNRCUJJQNO-UHFFFAOYSA-N tellurium atom Chemical compound [Te] PORWMNRCUJJQNO-UHFFFAOYSA-N 0.000 description 1
- WFKWXMTUELFFGS-UHFFFAOYSA-N tungsten Chemical compound [W] WFKWXMTUELFFGS-UHFFFAOYSA-N 0.000 description 1
- 229910052721 tungsten Inorganic materials 0.000 description 1
- 239000010937 tungsten Substances 0.000 description 1
- 229910052725 zinc Inorganic materials 0.000 description 1
- 239000011701 zinc Substances 0.000 description 1
Images
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C13/00—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C13/00—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00
- G11C13/0002—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00 using resistive RAM [RRAM] elements
- G11C13/0021—Auxiliary circuits
- G11C13/0061—Timing circuits or methods
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C13/00—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00
- G11C13/0002—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00 using resistive RAM [RRAM] elements
- G11C13/0021—Auxiliary circuits
- G11C13/0069—Writing or programming circuits or methods
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C13/00—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00
- G11C13/0002—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00 using resistive RAM [RRAM] elements
- G11C13/0021—Auxiliary circuits
- G11C13/0069—Writing or programming circuits or methods
- G11C2013/0071—Write using write potential applied to access device gate
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C13/00—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00
- G11C13/0002—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00 using resistive RAM [RRAM] elements
- G11C13/0021—Auxiliary circuits
- G11C13/0069—Writing or programming circuits or methods
- G11C2013/0073—Write using bi-directional cell biasing
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C13/00—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00
- G11C13/0002—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00 using resistive RAM [RRAM] elements
- G11C13/0021—Auxiliary circuits
- G11C13/0069—Writing or programming circuits or methods
- G11C2013/0092—Write characterized by the shape, e.g. form, length, amplitude of the write pulse
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C2213/00—Indexing scheme relating to G11C13/00 for features not covered by this group
- G11C2213/50—Resistive cell structure aspects
- G11C2213/56—Structure including two electrodes, a memory active layer and a so called passive or source or reservoir layer which is NOT an electrode, wherein the passive or source or reservoir layer is a source of ions which migrate afterwards in the memory active layer to be only trapped there, to form conductive filaments there or to react with the material of the memory active layer in redox way
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body
- H01L27/10—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including a plurality of individual components in a repetitive configuration
- H01L27/101—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including a plurality of individual components in a repetitive configuration including resistors or capacitors only
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N—ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N70/00—Solid-state devices having no potential barriers, and specially adapted for rectifying, amplifying, oscillating or switching
- H10N70/20—Multistable switching devices, e.g. memristors
- H10N70/24—Multistable switching devices, e.g. memristors based on migration or redistribution of ionic species, e.g. anions, vacancies
- H10N70/245—Multistable switching devices, e.g. memristors based on migration or redistribution of ionic species, e.g. anions, vacancies the species being metal cations, e.g. programmable metallization cells
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N—ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N70/00—Solid-state devices having no potential barriers, and specially adapted for rectifying, amplifying, oscillating or switching
- H10N70/801—Constructional details of multistable switching devices
- H10N70/841—Electrodes
- H10N70/8416—Electrodes adapted for supplying ionic species
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N—ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N70/00—Solid-state devices having no potential barriers, and specially adapted for rectifying, amplifying, oscillating or switching
- H10N70/801—Constructional details of multistable switching devices
- H10N70/881—Switching materials
- H10N70/883—Oxides or nitrides
- H10N70/8833—Binary metal oxides, e.g. TaOx
Landscapes
- Semiconductor Memories (AREA)
Description
図1は、本発明の第1の実施の形態に係る記憶装置の駆動方法が適用される記憶装置におけるメモリセル1の回路構成例を表すものである。このメモリセル1は、可変抵抗素子2と、選択トランジスタTrと、ゲート電圧電源31と、スイッチSWと、書込み電圧電源32と、消去電圧電源(図示せず)とを含んで構成されている。なお、このような構成の複数のメモリセル1が例えばマトリクス状に配置されることにより、記憶装置(メモリ)が構成されるようになっている。
次に、本発明の第2の実施の形態について説明する。なお、第1の実施の形態における構成要素と同一のものには同一の符号を付し、適宜説明を省略する。
Claims (8)
- 一対の電極を有すると共にこの一対の電極間に異なる極性の電圧を印加することにより抵抗値が可逆的に変化する可変抵抗素子を含んで構成された記憶装置に適用される駆動方法であって、
前記可変抵抗素子の抵抗値が高い高抵抗状態から可変抵抗素子の抵抗値が低い低抵抗状態へと変化させる際に、前記一対の電極間に、互いに異なる形状の複数回のパルス状電圧を印加する
ことを特徴とする記憶装置の駆動方法。 - 前記高抵抗状態から前記低抵抗状態へと変化させる際に、前記一対の電極間に、互いに異なる形状の2回のパルス状電圧を印加する
ことを特徴とする請求項1に記載の記憶装置の駆動方法。 - 前記2回のパルス状電圧のうち、2回目のパルス状電圧の電圧値のほうが1回目のパルス状電圧の電圧値よりも低くなるように設定する
ことを特徴とする請求項2に記載の記憶装置の駆動方法。 - 前記高抵抗状態から前記低抵抗状態へと変化する際に前記一対の電極間に形成される導電経路の温度が所定の閾値以下まで低下したとき以降に、前記2回目のパルス状電圧がオフとなるように設定する
ことを特徴とする請求項3に記載の記憶装置の駆動方法。 - 前記2回のパルス状電圧のうち、2回目のパルス状電圧の電圧値のほうが1回目のパルス状電圧の電圧値よりも高くなるように設定する
ことを特徴とする請求項2に記載の記憶装置の駆動方法。 - 前記2回目のパルス状電圧のパルス幅のほうが前記1回目のパルス状電圧のパルス幅よりも大きくなるように設定する
ことを特徴とする請求項5に記載の記憶装置の駆動方法。 - 前記可変抵抗素子は、前記一対の電極間に、
絶縁体により構成された記憶層と、
イオン化が容易な金属元素を含む金属含有層と
を有する
ことを特徴とする請求項1に記載の記憶装置の駆動方法。 - 前記金属元素が、銅(Cu),銀(Ag),亜鉛(Zn)のうちの少なくとも1種の元素である
ことを特徴とする請求項7に記載の記憶装置の駆動方法。
Priority Applications (7)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2007211733A JP5012312B2 (ja) | 2007-08-15 | 2007-08-15 | 記憶装置の駆動方法 |
KR1020107002781A KR101472925B1 (ko) | 2007-08-15 | 2008-08-12 | 기억 장치의 구동 방법 |
EP08827256A EP2180482A1 (en) | 2007-08-15 | 2008-08-12 | Storage device drive method |
US12/671,939 US8446756B2 (en) | 2007-08-15 | 2008-08-12 | Method of stabilizing data hold operations of a storage device |
PCT/JP2008/064448 WO2009022693A1 (ja) | 2007-08-15 | 2008-08-12 | 記憶装置の駆動方法 |
CN200880102793.0A CN101779248B (zh) | 2007-08-15 | 2008-08-12 | 存储装置的驱动方法 |
TW097130825A TW200917257A (en) | 2007-08-15 | 2008-08-13 | Storage device drive method |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2007211733A JP5012312B2 (ja) | 2007-08-15 | 2007-08-15 | 記憶装置の駆動方法 |
Publications (2)
Publication Number | Publication Date |
---|---|
JP2009048679A JP2009048679A (ja) | 2009-03-05 |
JP5012312B2 true JP5012312B2 (ja) | 2012-08-29 |
Family
ID=40350745
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2007211733A Expired - Fee Related JP5012312B2 (ja) | 2007-08-15 | 2007-08-15 | 記憶装置の駆動方法 |
Country Status (7)
Country | Link |
---|---|
US (1) | US8446756B2 (ja) |
EP (1) | EP2180482A1 (ja) |
JP (1) | JP5012312B2 (ja) |
KR (1) | KR101472925B1 (ja) |
CN (1) | CN101779248B (ja) |
TW (1) | TW200917257A (ja) |
WO (1) | WO2009022693A1 (ja) |
Families Citing this family (18)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8331128B1 (en) | 2008-12-02 | 2012-12-11 | Adesto Technologies Corporation | Reconfigurable memory arrays having programmable impedance elements and corresponding methods |
JP5044617B2 (ja) | 2009-08-31 | 2012-10-10 | 株式会社東芝 | 不揮発性半導体記憶装置 |
JP5436125B2 (ja) | 2009-09-30 | 2014-03-05 | 富士フイルム株式会社 | 診断支援装置およびその作動方法並びに診断支援プログラム |
JP4914517B2 (ja) | 2009-10-08 | 2012-04-11 | 富士フイルム株式会社 | 構造物検出装置および方法ならびにプログラム |
KR101652333B1 (ko) * | 2010-02-10 | 2016-08-30 | 삼성전자주식회사 | 가변 저항 메모리 장치 및 그것의 프로그램 방법 |
JP4981938B2 (ja) | 2010-03-08 | 2012-07-25 | 富士フイルム株式会社 | 診断支援装置、冠動脈解析プログラムおよび冠動脈解析方法 |
JP5572470B2 (ja) | 2010-07-28 | 2014-08-13 | 富士フイルム株式会社 | 診断支援装置および方法並びにプログラム |
JP2012075702A (ja) | 2010-10-01 | 2012-04-19 | Fujifilm Corp | 管状構造物内画像再構成装置、管状構造物内画像再構成方法および管状構造物内画像再構成プログラム |
JP5626529B2 (ja) * | 2011-02-08 | 2014-11-19 | ソニー株式会社 | 記憶装置およびその動作方法 |
JP5222380B2 (ja) * | 2011-05-24 | 2013-06-26 | シャープ株式会社 | 可変抵抗素子のフォーミング処理方法および不揮発性半導体記憶装置 |
US9142289B2 (en) | 2011-06-13 | 2015-09-22 | Panasonic Intellectual Property Management Co., Ltd. | Method for driving variable resistance element, and nonvolatile memory device |
JP5395868B2 (ja) | 2011-09-26 | 2014-01-22 | 富士フイルム株式会社 | 画像処理装置および方法ならびにプログラム |
US8942024B2 (en) * | 2011-12-06 | 2015-01-27 | Agency For Science, Technology And Research | Circuit arrangement and a method of writing states to a memory cell |
US8730752B1 (en) | 2012-04-02 | 2014-05-20 | Adesto Technologies Corporation | Circuits and methods for placing programmable impedance memory elements in high impedance states |
HUE046658T2 (hu) * | 2013-12-26 | 2020-03-30 | Kawasaki Heavy Ind Ltd | Eljárás cukrosított oldat elõállítására biomassza nyersanyagként való felhasználásával, berendezés cukrosított oldat elõállítására |
EP3001424A1 (en) * | 2014-09-26 | 2016-03-30 | Winbond Electronics Corp. | Operation method of resistive random access memory cell |
KR102313601B1 (ko) | 2017-03-24 | 2021-10-15 | 삼성전자주식회사 | 메모리 장치의 동작 방법 |
CN110827897B (zh) * | 2019-09-17 | 2021-10-01 | 华中科技大学 | 忆阻器的防过写电路及方法 |
Family Cites Families (17)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5761115A (en) * | 1996-05-30 | 1998-06-02 | Axon Technologies Corporation | Programmable metallization cell structure and method of making same |
CN1191635C (zh) | 1999-02-17 | 2005-03-02 | 国际商业机器公司 | 用于存储信息的微电子器件及其方法 |
JP3749847B2 (ja) * | 2001-09-27 | 2006-03-01 | 株式会社東芝 | 相変化型不揮発性記憶装置及びその駆動回路 |
KR100773537B1 (ko) | 2003-06-03 | 2007-11-07 | 삼성전자주식회사 | 한 개의 스위칭 소자와 한 개의 저항체를 포함하는비휘발성 메모리 장치 및 그 제조 방법 |
KR100505701B1 (ko) | 2003-08-13 | 2005-08-03 | 삼성전자주식회사 | 상 변화 메모리의 셋(set) 시간을 최소화하는프로그래밍 방법 및 프로그래밍 방법을 구현하는 기입드라이버 회로 |
JP4792714B2 (ja) | 2003-11-28 | 2011-10-12 | ソニー株式会社 | 記憶素子及び記憶装置 |
KR100564602B1 (ko) * | 2003-12-30 | 2006-03-29 | 삼성전자주식회사 | 상 변화 메모리 어레이의 셋 프로그래밍 방법 및 기입드라이버 회로 |
JP4385778B2 (ja) * | 2004-01-29 | 2009-12-16 | ソニー株式会社 | 記憶装置 |
JP2005347468A (ja) | 2004-06-02 | 2005-12-15 | Matsushita Electric Ind Co Ltd | 不揮発性メモリ |
JP4546842B2 (ja) | 2005-01-20 | 2010-09-22 | シャープ株式会社 | 不揮発性半導体記憶装置及びその制御方法 |
JP2006203098A (ja) | 2005-01-24 | 2006-08-03 | Sharp Corp | 不揮発性半導体記憶装置 |
KR100970383B1 (ko) * | 2005-10-19 | 2010-07-15 | 후지쯔 가부시끼가이샤 | 불휘발성 반도체 기억 장치의 기입 방법 |
JP5157452B2 (ja) * | 2005-11-29 | 2013-03-06 | 日本電気株式会社 | プログラム回路、半導体集積回路、電圧印加方法、電流印加方法および比較方法 |
JP4284326B2 (ja) * | 2006-01-12 | 2009-06-24 | 株式会社東芝 | 磁気抵抗ランダムアクセスメモリおよびその書き込み制御方法 |
JP2007294592A (ja) * | 2006-04-24 | 2007-11-08 | Sony Corp | 記憶装置の駆動方法 |
JP2008052867A (ja) | 2006-08-28 | 2008-03-06 | Renesas Technology Corp | 不揮発性半導体記憶装置 |
EP2077580B1 (en) * | 2006-11-17 | 2011-11-30 | Panasonic Corporation | Nonvolatile memory element, nonvolatile memory device, nonvolatile semiconductor device, and method for manufacturing nonvolatile memory element |
-
2007
- 2007-08-15 JP JP2007211733A patent/JP5012312B2/ja not_active Expired - Fee Related
-
2008
- 2008-08-12 WO PCT/JP2008/064448 patent/WO2009022693A1/ja active Application Filing
- 2008-08-12 CN CN200880102793.0A patent/CN101779248B/zh not_active Expired - Fee Related
- 2008-08-12 KR KR1020107002781A patent/KR101472925B1/ko active IP Right Grant
- 2008-08-12 EP EP08827256A patent/EP2180482A1/en not_active Withdrawn
- 2008-08-12 US US12/671,939 patent/US8446756B2/en active Active
- 2008-08-13 TW TW097130825A patent/TW200917257A/zh not_active IP Right Cessation
Also Published As
Publication number | Publication date |
---|---|
CN101779248A (zh) | 2010-07-14 |
TW200917257A (en) | 2009-04-16 |
JP2009048679A (ja) | 2009-03-05 |
US20110026298A1 (en) | 2011-02-03 |
KR101472925B1 (ko) | 2014-12-16 |
CN101779248B (zh) | 2012-12-26 |
WO2009022693A1 (ja) | 2009-02-19 |
KR20100057795A (ko) | 2010-06-01 |
EP2180482A1 (en) | 2010-04-28 |
TWI380305B (ja) | 2012-12-21 |
US8446756B2 (en) | 2013-05-21 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP5012312B2 (ja) | 記憶装置の駆動方法 | |
US9378817B2 (en) | Variable resistance nonvolatile memory element writing method and variable resistance nonvolatile memory device | |
JP5209151B1 (ja) | 抵抗変化型不揮発性記憶素子の書き込み方法 | |
JP5250726B1 (ja) | 抵抗変化型不揮発性記憶素子の書き込み方法および抵抗変化型不揮発性記憶装置 | |
US9064573B2 (en) | Writing method of variable resistance non-volatile memory element and variable resistance non-volatile memory device | |
JP4742696B2 (ja) | 記憶装置 | |
JP4701862B2 (ja) | 記憶装置の初期化方法 | |
US7583525B2 (en) | Method of driving storage device | |
JP5830655B2 (ja) | 不揮発性記憶素子の駆動方法 | |
JP5400253B1 (ja) | 抵抗変化型不揮発性記憶素子の書き込み方法および抵抗変化型不揮発性記憶装置 | |
JP4778125B1 (ja) | 抵抗変化素子の駆動方法、初期処理方法、及び不揮発性記憶装置 | |
US8659931B1 (en) | Erase and soft program within the erase operation for a high speed resistive switching memory operation with controlled erased states | |
JP2008135659A (ja) | 記憶素子、記憶装置 | |
JP4742824B2 (ja) | 記憶装置の初期化方法 | |
JP2009104715A (ja) | 可変抵抗素子の駆動方法および駆動装置 | |
JP5312709B1 (ja) | 抵抗変化素子の駆動方法及び不揮発性記憶装置 | |
JP2008010035A (ja) | 記憶装置 | |
JP5092355B2 (ja) | 記憶装置 | |
JP5186841B2 (ja) | 記憶素子の製造方法および記憶装置の製造方法 | |
JP2006338784A (ja) | 記憶装置及び半導体装置 | |
JP5194667B2 (ja) | 可変抵抗素子および記憶装置 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20100217 |
|
TRDD | Decision of grant or rejection written | ||
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20120508 |
|
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 |
|
A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20120521 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20150615 Year of fee payment: 3 |
|
R151 | Written notification of patent or utility model registration |
Ref document number: 5012312 Country of ref document: JP Free format text: JAPANESE INTERMEDIATE CODE: R151 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20150615 Year of fee payment: 3 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
S111 | Request for change of ownership or part of ownership |
Free format text: JAPANESE INTERMEDIATE CODE: R313111 |
|
R350 | Written notification of registration of transfer |
Free format text: JAPANESE INTERMEDIATE CODE: R350 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
LAPS | Cancellation because of no payment of annual fees |