JP3836840B2 - マルチプロセッサ・システム - Google Patents
マルチプロセッサ・システム Download PDFInfo
- Publication number
- JP3836840B2 JP3836840B2 JP2003390008A JP2003390008A JP3836840B2 JP 3836840 B2 JP3836840 B2 JP 3836840B2 JP 2003390008 A JP2003390008 A JP 2003390008A JP 2003390008 A JP2003390008 A JP 2003390008A JP 3836840 B2 JP3836840 B2 JP 3836840B2
- Authority
- JP
- Japan
- Prior art keywords
- processor
- pcr
- information
- network
- clusters
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F15/00—Digital computers in general; Data processing equipment in general
- G06F15/16—Combinations of two or more digital computers each having at least an arithmetic unit, a program unit and a register, e.g. for a simultaneous processing of several programs
- G06F15/163—Interprocessor communication
- G06F15/173—Interprocessor communication using an interconnection network, e.g. matrix, shuffle, pyramid, star, snowflake
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04W—WIRELESS COMMUNICATION NETWORKS
- H04W28/00—Network traffic management; Network resource management
- H04W28/02—Traffic management, e.g. flow control or congestion control
- H04W28/10—Flow control between communication endpoints
- H04W28/14—Flow control between communication endpoints using intermediate storage
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Theoretical Computer Science (AREA)
- Mathematical Physics (AREA)
- Software Systems (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Multi Processors (AREA)
Description
22 プロセッサ通信レジスタ(PCR)
24 プロセッサ通信レジスタ(PCR)
26 プロセッサ通信レジスタ(PCR)
28 プロセッサ通信レジスタ(PCR)
30 メモリ・コントローラ
32 メモリ・コントローラ
34 メモリ・コントローラ
36 メモリ・モジュール
38 メモリ・モジュール
40 メモリ・モジュール
200 相互接続
202 相互接続
204 相互接続
206 相互接続
210 リング・バス
Claims (6)
- 複数のプロセッサ・クラスタと、
前記複数のプロセッサ・クラスタを相互接続するネットワークとを備え、
前記複数のプロセッサ・クラスタの各々が、少なくとも1つのプロセッサをそれぞれ含み、前記複数のプロセッサ・クラスタ内の各プロセッサに、複数のセクタを有するプロセッサ通信レジスタ(PCR)がそれぞれ設けられ、前記複数のプロセッサ・クラスタ内の各プロセッサが、それ自体に設けられたPCR内の前記複数のセクタにストアされた情報をそれぞれ検索するためのアクセスを有し、前記複数のプロセッサ・クラスタ内の各プロセッサにそれぞれ設けられた各PCR内の前記複数のセクタのうち一のセクタが、前記複数のプロセッサ・クラスタ内の各プロセッサのうち関連する一のプロセッサだけによるストアのために排他的にそれぞれ割り振られ、各PCR内の一のセクタがそれに関連する一のプロセッサによってそれぞれ更新される時に、前記複数のプロセッサ・クラスタ内の各プロセッサがそれ自体に設けられたPCRにおいて更新された情報にアクセスできるように、前記複数のプロセッサ・クラスタ内の各プロセッサが、当該プロセッサが属する一のプロセッサ・クラスタ内の全てのプロセッサに設けられた各PCR内の前記複数のセクタのうち当該プロセッサに関連する一のセクタを同一の情報でそれぞれ更新するとともに、前記ネットワークを介して前記同一の情報を送ることによって、他のプロセッサ・クラスタ内の全てのプロセッサに設けられた各PCR内の前記複数のセクタのうち当該プロセッサに関連する一のセクタを前記同一の情報でそれぞれ更新する、マルチプロセッサ・システム。 - 前記情報が、パイプライン化されたマルチプロセッシングまたは並列マルチプロセッシングを調整する際に前記複数のプロセッサ・クラスタにとって有用である、請求項1に記載のマルチプロセッサ・システム。
- 前記複数のプロセッサ・クラスタ内の各プロセッサが、前記複数のセクタのうち更新された各セクタにストアされた情報をシステム・メモリから検索せずに、そのような情報へのアクセスを有する、請求項1に記載のマルチプロセッサ・システム。
- 前記ネットワークが、各PCRにデータをストアすることだけに使用される独自のインターネット・プロトコル・アドレスを送る標準データ・ネットワークである、請求項1に記載のマルチプロセッサ・システム。
- 前記ネットワークが、各PCRへのプロセッサ通信情報の伝送に専用の、別々のデータ・ネットワークである、請求項1に記載のマルチプロセッサ・システム。
- 前記ネットワークが、少なくとも各PCRへのプロセッサ通信情報の伝送に専用の、無線データ・ネットワークである、請求項1に記載のマルチプロセッサ・システム。
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/318,513 US7360067B2 (en) | 2002-12-12 | 2002-12-12 | Method and data processing system for microprocessor communication in a cluster-based multi-processor wireless network |
Publications (2)
Publication Number | Publication Date |
---|---|
JP2004192622A JP2004192622A (ja) | 2004-07-08 |
JP3836840B2 true JP3836840B2 (ja) | 2006-10-25 |
Family
ID=32506369
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2003390008A Expired - Fee Related JP3836840B2 (ja) | 2002-12-12 | 2003-11-19 | マルチプロセッサ・システム |
Country Status (3)
Country | Link |
---|---|
US (2) | US7360067B2 (ja) |
JP (1) | JP3836840B2 (ja) |
CN (1) | CN1253800C (ja) |
Families Citing this family (37)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20040076204A1 (en) * | 2002-10-16 | 2004-04-22 | Kruschwitz Brian E. | External cavity organic laser |
US7493417B2 (en) * | 2002-12-12 | 2009-02-17 | International Business Machines Corporation | Method and data processing system for microprocessor communication using a processor interconnect in a multi-processor system |
US7359932B2 (en) * | 2002-12-12 | 2008-04-15 | International Business Machines Corporation | Method and data processing system for microprocessor communication in a cluster-based multi-processor system |
US7360067B2 (en) | 2002-12-12 | 2008-04-15 | International Business Machines Corporation | Method and data processing system for microprocessor communication in a cluster-based multi-processor wireless network |
US7356568B2 (en) * | 2002-12-12 | 2008-04-08 | International Business Machines Corporation | Method, processing unit and data processing system for microprocessor communication in a multi-processor system |
US7316017B1 (en) * | 2003-01-06 | 2008-01-01 | Slt Logic, Llc | System and method for allocatiing communications to processors and rescheduling processes in a multiprocessor system |
US7386619B1 (en) * | 2003-01-06 | 2008-06-10 | Slt Logic, Llc | System and method for allocating communications to processors in a multiprocessor system |
US7953074B2 (en) * | 2003-01-21 | 2011-05-31 | Emulex Design And Manufacturing Corporation | Apparatus and method for port polarity initialization in a shared I/O device |
US7188209B2 (en) | 2003-04-18 | 2007-03-06 | Nextio, Inc. | Apparatus and method for sharing I/O endpoints within a load store fabric by encapsulation of domain information in transaction layer packets |
US8032659B2 (en) | 2003-01-21 | 2011-10-04 | Nextio Inc. | Method and apparatus for a shared I/O network interface controller |
US8102843B2 (en) * | 2003-01-21 | 2012-01-24 | Emulex Design And Manufacturing Corporation | Switching apparatus and method for providing shared I/O within a load-store fabric |
US7046668B2 (en) * | 2003-01-21 | 2006-05-16 | Pettey Christopher J | Method and apparatus for shared I/O in a load/store fabric |
US7512717B2 (en) * | 2003-01-21 | 2009-03-31 | Nextio Inc. | Fibre channel controller shareable by a plurality of operating system domains within a load-store architecture |
US8346884B2 (en) | 2003-01-21 | 2013-01-01 | Nextio Inc. | Method and apparatus for a shared I/O network interface controller |
US7174413B2 (en) * | 2003-01-21 | 2007-02-06 | Nextio Inc. | Switching apparatus and method for providing shared I/O within a load-store fabric |
US7457906B2 (en) | 2003-01-21 | 2008-11-25 | Nextio, Inc. | Method and apparatus for shared I/O in a load/store fabric |
US7917658B2 (en) * | 2003-01-21 | 2011-03-29 | Emulex Design And Manufacturing Corporation | Switching apparatus and method for link initialization in a shared I/O environment |
US7664909B2 (en) | 2003-04-18 | 2010-02-16 | Nextio, Inc. | Method and apparatus for a shared I/O serial ATA controller |
US7836211B2 (en) | 2003-01-21 | 2010-11-16 | Emulex Design And Manufacturing Corporation | Shared input/output load-store architecture |
US7502370B2 (en) * | 2003-01-21 | 2009-03-10 | Nextio Inc. | Network controller for obtaining a plurality of network port identifiers in response to load-store transactions from a corresponding plurality of operating system domains within a load-store architecture |
US7103064B2 (en) * | 2003-01-21 | 2006-09-05 | Nextio Inc. | Method and apparatus for shared I/O in a load/store fabric |
US7219183B2 (en) | 2003-01-21 | 2007-05-15 | Nextio, Inc. | Switching apparatus and method for providing shared I/O within a load-store fabric |
US7617333B2 (en) * | 2003-01-21 | 2009-11-10 | Nextio Inc. | Fibre channel controller shareable by a plurality of operating system domains within a load-store architecture |
US7493416B2 (en) * | 2003-01-21 | 2009-02-17 | Nextio Inc. | Fibre channel controller shareable by a plurality of operating system domains within a load-store architecture |
US7698483B2 (en) * | 2003-01-21 | 2010-04-13 | Nextio, Inc. | Switching apparatus and method for link initialization in a shared I/O environment |
GB2409302B (en) * | 2003-12-18 | 2006-11-22 | Advanced Risc Mach Ltd | Data communication mechanism |
US20060167886A1 (en) * | 2004-11-22 | 2006-07-27 | International Business Machines Corporation | System and method for transmitting data from a storage medium to a user-defined cluster of local and remote server blades |
US7548749B2 (en) * | 2005-02-28 | 2009-06-16 | Microsoft Corporation | High-speed internal wireless bus |
KR100736902B1 (ko) * | 2005-06-23 | 2007-07-10 | 엠텍비젼 주식회사 | 복수의 프로세서에 의한 메모리 공유 방법 및 장치 |
GB2427715A (en) * | 2005-06-24 | 2007-01-03 | Advanced Risc Mach Ltd | Managing snoop operations in a multiprocessor system |
US8990501B1 (en) * | 2005-10-12 | 2015-03-24 | Azul Systems, Inc. | Multiple cluster processor |
WO2008045341A1 (en) * | 2006-10-05 | 2008-04-17 | Arc International | Inter-processor communication method |
US8214808B2 (en) * | 2007-05-07 | 2012-07-03 | International Business Machines Corporation | System and method for speculative thread assist in a heterogeneous processing environment |
CN102812445A (zh) * | 2010-03-17 | 2012-12-05 | 富士通株式会社 | 分层型多核处理器、多核处理器***、以及控制程序 |
EP2737718B1 (en) * | 2011-07-29 | 2019-09-04 | Vubiq Networks Inc. | System and method for wireless communication in a backplane fabric architecture |
US9769417B1 (en) * | 2014-11-05 | 2017-09-19 | Lattice Semiconductor Corporation | Metadata transfer in audio video systems |
CN106227591B (zh) * | 2016-08-05 | 2019-10-25 | 中国科学院计算技术研究所 | 在异构多核片上***上进行无线通信调度的方法和装置 |
Family Cites Families (22)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5050070A (en) | 1988-02-29 | 1991-09-17 | Convex Computer Corporation | Multi-processor computer system having self-allocating processors |
CA2000245C (en) | 1988-10-08 | 1996-07-16 | Hideo Hayashi | Multiprocessor system using communication register having processor-associated storage locations |
JPH0630094B2 (ja) | 1989-03-13 | 1994-04-20 | インターナショナル・ビジネス・マシーンズ・コーポレイション | マルチプロセツサ・システム |
CA2141268C (en) | 1994-01-28 | 1999-09-21 | Masanobu Inaba | High-speed synchronization communication control mechanism for multi-processor system |
JP2766217B2 (ja) * | 1994-06-14 | 1998-06-18 | 甲府日本電気株式会社 | 並列処理装置 |
EP0730237A1 (en) | 1995-02-28 | 1996-09-04 | Nec Corporation | Multi-processor system with virtually addressable communication registers and controlling method thereof |
JP2731742B2 (ja) | 1995-02-28 | 1998-03-25 | 甲府日本電気株式会社 | クラスタ構成の並列計算機 |
JP3429631B2 (ja) | 1996-09-09 | 2003-07-22 | 富士通株式会社 | 並列計算機システム |
US6145007A (en) * | 1997-11-14 | 2000-11-07 | Cirrus Logic, Inc. | Interprocessor communication circuitry and methods |
US6154785A (en) * | 1998-07-17 | 2000-11-28 | Network Equipment Technologies, Inc. | Inter-processor communication system |
JP4051788B2 (ja) | 1998-12-24 | 2008-02-27 | 株式会社日立製作所 | マルチプロセッサシステム |
JP3858492B2 (ja) * | 1998-12-28 | 2006-12-13 | 株式会社日立製作所 | マルチプロセッサシステム |
US6516403B1 (en) * | 1999-04-28 | 2003-02-04 | Nec Corporation | System for synchronizing use of critical sections by multiple processors using the corresponding flag bits in the communication registers and access control register |
JP2000342136A (ja) | 1999-06-03 | 2000-12-12 | Ryobi Ltd | 釣用リールカバー |
US6886038B1 (en) | 2000-10-24 | 2005-04-26 | Microsoft Corporation | System and method for restricting data transfers and managing software components of distributed computers |
US6785684B2 (en) | 2001-03-27 | 2004-08-31 | International Business Machines Corporation | Apparatus and method for determining clustering factor in a database using block level sampling |
JP2003271574A (ja) * | 2002-03-14 | 2003-09-26 | Hitachi Ltd | 共有メモリ型マルチプロセッサシステムにおけるデータ通信方法 |
US7360067B2 (en) | 2002-12-12 | 2008-04-15 | International Business Machines Corporation | Method and data processing system for microprocessor communication in a cluster-based multi-processor wireless network |
US7493417B2 (en) * | 2002-12-12 | 2009-02-17 | International Business Machines Corporation | Method and data processing system for microprocessor communication using a processor interconnect in a multi-processor system |
US7356568B2 (en) * | 2002-12-12 | 2008-04-08 | International Business Machines Corporation | Method, processing unit and data processing system for microprocessor communication in a multi-processor system |
US7359932B2 (en) * | 2002-12-12 | 2008-04-15 | International Business Machines Corporation | Method and data processing system for microprocessor communication in a cluster-based multi-processor system |
US7162573B2 (en) * | 2003-06-25 | 2007-01-09 | Intel Corporation | Communication registers for processing elements |
-
2002
- 2002-12-12 US US10/318,513 patent/US7360067B2/en active Active
-
2003
- 2003-11-19 JP JP2003390008A patent/JP3836840B2/ja not_active Expired - Fee Related
- 2003-12-03 CN CNB2003101169682A patent/CN1253800C/zh not_active Expired - Lifetime
-
2007
- 2007-12-12 US US11/954,686 patent/US7734877B2/en not_active Expired - Fee Related
Also Published As
Publication number | Publication date |
---|---|
US20080155231A1 (en) | 2008-06-26 |
US7360067B2 (en) | 2008-04-15 |
US20040117598A1 (en) | 2004-06-17 |
US7734877B2 (en) | 2010-06-08 |
CN1253800C (zh) | 2006-04-26 |
CN1506836A (zh) | 2004-06-23 |
JP2004192622A (ja) | 2004-07-08 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP3836840B2 (ja) | マルチプロセッサ・システム | |
JP3836838B2 (ja) | マルチプロセッサ・システムでのプロセッサ相互接続を使用するマイクロプロセッサ通信の方法およびデータ処理システム | |
US7698373B2 (en) | Method, processing unit and data processing system for microprocessor communication in a multi-processor system | |
US7818364B2 (en) | Method and data processing system for microprocessor communication in a cluster-based multi-processor system | |
US5864738A (en) | Massively parallel processing system using two data paths: one connecting router circuit to the interconnect network and the other connecting router circuit to I/O controller | |
Van der Wijngaart et al. | Light-weight communications on Intel's single-chip cloud computer processor | |
JP4286826B2 (ja) | マルチプロセッサシステムで多重構成をサポートする方法及び装置 | |
JP5085758B2 (ja) | 通信プロトコルにおけるパケット・サイズの削減 | |
TW544589B (en) | Loosely coupled-multi processor server | |
US9535873B2 (en) | System, computer-implemented method and computer program product for direct communication between hardward accelerators in a computer cluster | |
CN110442532A (zh) | 用于与主机相链接的设备的全球可存储存储器 | |
EP3885918B1 (en) | System, apparatus and method for performing a remote atomic operation via an interface | |
US20240012581A1 (en) | Memcached Server Functionality in a Cluster of Data Processing Nodes | |
EP3234783B1 (en) | Pointer chasing across distributed memory | |
US20080091886A1 (en) | Dynamic Path Determination To An Address Concentrator | |
US20170315726A1 (en) | Distributed Contiguous Reads in a Network on a Chip Architecture | |
TW200540622A (en) | A method and system for coalescing coherence messages | |
US7073004B2 (en) | Method and data processing system for microprocessor communication in a cluster-based multi-processor network | |
Singh et al. | THE FEEDING OF HIGH-PERFORMANCE PROCESSOR CORES--QUICKPATH INTERCONNECTS AND THE NEW I/O HUBS. | |
Yalamanchili et al. | A dynamic, partitioned global address space model for high performance clusters |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20060104 |
|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20060110 |
|
A601 | Written request for extension of time |
Free format text: JAPANESE INTERMEDIATE CODE: A601 Effective date: 20060406 |
|
A602 | Written permission of extension of time |
Free format text: JAPANESE INTERMEDIATE CODE: A602 Effective date: 20060411 |
|
A521 | Written amendment |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20060428 |
|
TRDD | Decision of grant or rejection written | ||
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20060718 |
|
A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20060727 |
|
R150 | Certificate of patent or registration of utility model |
Free format text: JAPANESE INTERMEDIATE CODE: R150 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20100804 Year of fee payment: 4 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20110804 Year of fee payment: 5 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20120804 Year of fee payment: 6 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20130804 Year of fee payment: 7 |
|
LAPS | Cancellation because of no payment of annual fees |