JP2021064193A - 半導体装置 - Google Patents
半導体装置 Download PDFInfo
- Publication number
- JP2021064193A JP2021064193A JP2019188734A JP2019188734A JP2021064193A JP 2021064193 A JP2021064193 A JP 2021064193A JP 2019188734 A JP2019188734 A JP 2019188734A JP 2019188734 A JP2019188734 A JP 2019188734A JP 2021064193 A JP2021064193 A JP 2021064193A
- Authority
- JP
- Japan
- Prior art keywords
- data
- semiconductor device
- circuit
- clock signal
- power supply
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 239000004065 semiconductor Substances 0.000 title claims abstract description 53
- 230000000630 rising effect Effects 0.000 claims abstract description 21
- 230000010363 phase shift Effects 0.000 claims description 2
- 230000005540 biological transmission Effects 0.000 abstract 1
- 238000010586 diagram Methods 0.000 description 44
- 201000000390 breast intraductal proliferative lesion Diseases 0.000 description 14
- 102100038026 DNA fragmentation factor subunit alpha Human genes 0.000 description 11
- 101000950906 Homo sapiens DNA fragmentation factor subunit alpha Proteins 0.000 description 11
- 230000004048 modification Effects 0.000 description 8
- 238000012986 modification Methods 0.000 description 8
- ATJFFYVFTNAWJD-UHFFFAOYSA-N Tin Chemical group [Sn] ATJFFYVFTNAWJD-UHFFFAOYSA-N 0.000 description 7
- 230000001360 synchronised effect Effects 0.000 description 5
- 101100220857 Arabidopsis thaliana CLPB1 gene Proteins 0.000 description 4
- 101150093682 DLT1 gene Proteins 0.000 description 4
- 102100040856 Dual specificity protein kinase CLK3 Human genes 0.000 description 4
- 101000749304 Homo sapiens Dual specificity protein kinase CLK3 Proteins 0.000 description 4
- 239000000758 substrate Substances 0.000 description 4
- 238000004364 calculation method Methods 0.000 description 3
- 238000000034 method Methods 0.000 description 3
- 229910052710 silicon Inorganic materials 0.000 description 3
- 239000010703 silicon Substances 0.000 description 3
- 102100040862 Dual specificity protein kinase CLK1 Human genes 0.000 description 2
- 101000749294 Homo sapiens Dual specificity protein kinase CLK1 Proteins 0.000 description 2
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 2
- 238000013473 artificial intelligence Methods 0.000 description 2
- 238000013528 artificial neural network Methods 0.000 description 2
- 239000000470 constituent Substances 0.000 description 2
- 230000007423 decrease Effects 0.000 description 2
- 230000000694 effects Effects 0.000 description 2
- 239000007769 metal material Substances 0.000 description 2
- 230000000644 propagated effect Effects 0.000 description 2
- 101100422614 Arabidopsis thaliana STR15 gene Proteins 0.000 description 1
- 102100040844 Dual specificity protein kinase CLK2 Human genes 0.000 description 1
- 101000749291 Homo sapiens Dual specificity protein kinase CLK2 Proteins 0.000 description 1
- 241000497429 Obus Species 0.000 description 1
- 101100141327 Saccharomyces cerevisiae (strain ATCC 204508 / S288c) RNR3 gene Proteins 0.000 description 1
- 229910052782 aluminium Inorganic materials 0.000 description 1
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 description 1
- 230000008859 change Effects 0.000 description 1
- 238000006243 chemical reaction Methods 0.000 description 1
- 230000001149 cognitive effect Effects 0.000 description 1
- 230000000052 comparative effect Effects 0.000 description 1
- 230000003111 delayed effect Effects 0.000 description 1
- 230000006866 deterioration Effects 0.000 description 1
- 101150112501 din1 gene Proteins 0.000 description 1
- 230000006870 function Effects 0.000 description 1
- 230000006872 improvement Effects 0.000 description 1
- 239000000463 material Substances 0.000 description 1
- 238000010248 power generation Methods 0.000 description 1
- 230000008569 process Effects 0.000 description 1
- 230000008054 signal transmission Effects 0.000 description 1
Images
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
- G11C7/1078—Data input circuits, e.g. write amplifiers, data input buffers, data input registers, data input level conversion circuits
- G11C7/1087—Data input latches
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
- G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
- G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
- G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
- G11C11/4063—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing
- G11C11/407—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing for memory cells of the field-effect type
- G11C11/4076—Timing circuits
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
- G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
- G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
- G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
- G11C11/4063—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing
- G11C11/407—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing for memory cells of the field-effect type
- G11C11/409—Read-write [R-W] circuits
- G11C11/4093—Input/output [I/O] data interface arrangements, e.g. data buffers
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
- G11C7/1051—Data output circuits, e.g. read-out amplifiers, data output buffers, data output registers, data output level conversion circuits
- G11C7/106—Data output latches
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
- G11C7/1078—Data input circuits, e.g. write amplifiers, data input buffers, data input registers, data input level conversion circuits
- G11C7/1093—Input synchronization
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
- H01L25/04—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
- H01L25/065—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L25/0657—Stacked arrangements of devices
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/22—Read-write [R-W] timing or clocking circuits; Read-write [R-W] control signal generators or management
- G11C7/222—Clock generating, synchronizing or distributing circuits within memory device
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16135—Disposition the bump connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
- H01L2224/16145—Disposition the bump connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16135—Disposition the bump connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
- H01L2224/16145—Disposition the bump connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked
- H01L2224/16146—Disposition the bump connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked the bump connector connecting to a via connection in the semiconductor or solid-state body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
- H01L2224/48091—Arched
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48135—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
- H01L2224/48145—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
- H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/06503—Stacked arrangements of devices
- H01L2225/06506—Wire or wire-like electrical connections between devices
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
- H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/06503—Stacked arrangements of devices
- H01L2225/06513—Bump or bump-like direct electrical connections between devices, e.g. flip-chip connection, solder bumps
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
- H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/06503—Stacked arrangements of devices
- H01L2225/06541—Conductive via connections through the device, e.g. vertical interconnects, through silicon via [TSV]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
- H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/06503—Stacked arrangements of devices
- H01L2225/06555—Geometry of the stack, e.g. form of the devices, geometry to facilitate stacking
- H01L2225/06562—Geometry of the stack, e.g. form of the devices, geometry to facilitate stacking at least one device in the stack being rotated or offset
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/10—Bump connectors ; Manufacturing methods related thereto
- H01L24/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L24/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/14—Integrated circuits
- H01L2924/143—Digital devices
- H01L2924/1431—Logic devices
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/14—Integrated circuits
- H01L2924/143—Digital devices
- H01L2924/1434—Memory
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Computer Hardware Design (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Dram (AREA)
- Memory System (AREA)
- Logic Circuits (AREA)
Abstract
Description
《半導体装置の構成》
図25は、貫通電極TSV(Through−Silicon Via)を用いたSoCチップとメモリチップの積層断面図である。
図27は、低振幅ドライバ回路を使用したデータ転送の概略図である。
図1は、実施の形態1のデータ転送図である。図1では、2相のクロック信号を出力する低振幅ドライバ回路が用いられる。低振幅ドライバ回路の出力回路には、図28の場合と同様に、N型MOSFETが用いられる。
《ドライバ回路部(実施の形態2)の詳細》
図3は、実施の形態2のデータ転送図である。図3では、4相のクロック信号を用いてデータ転送が行われる。
《ドライバ回路部(実施の形態3)の詳細》
図5は、実施の形態3において、低電圧電源回路を用い低振幅で信号を転送するデータ転送図である。低電圧電源回路VDDG_Genは、電源電圧VDD(例えば1.0V)が印加され、低電圧VDDG(例えば0.5V)を発生する。低電圧VDDGは、低振幅ドライバ回路NNDr3及び低振幅レシーバ回路Rv1に供給される。
《ドライバ回路部(実施の形態4)の詳細》
図8は、実施の形態4において、出力回路にP型MOSFETを用いた場合のデータ転送図である。
図11は、実施の形態5において、図6と図9のドライバ回路を組み合わせた低振幅データバスの図である。
Rv、Rv1、NNRv、PPRv 低振幅レシーバ回路
DFF0、DFF1、DFF00〜DFF05、DFF10、DFF11 ラッチ回路
OIF 出力インターフェース回路
DLT0、DLT1 データラッチ回路
CGEN 4相クロック発生回路
OC0〜OC5 出力回路
IIF 入力インターフェース回路
CRC クロック復元回路
IC0〜IC5 入力回路
VDD_Gen、VDD_Gen2 低電圧電源回路
IOU 入出力ポート
EU 演算部
CPU 中央処理装置
wpd、wpd1、wpd2 ワイヤボンディングエリア
MA メモリアレイ
MCONT 制御回路
DrU ドライバ回路部
Claims (20)
- 中央処理装置及びロジック回路が1つの半導体チップ上に形成される半導体デバイスと、
1つの半導体チップ上に形成されるメモリデバイスと、
を含み、
前記半導体デバイス及び前記メモリデバイスの各々は、
データ及びクロック信号を出力するドライバ回路と、
データ及びクロック信号を入力するレシーバ回路と、
を有し、
前記半導体デバイスの前記ドライバ回路は、前記メモリデバイスの前記レシーバ回路に接続され、
前記メモリデバイスの前記ドライバ回路は、前記半導体デバイスの前記レシーバ回路に接続され、
各々の前記ドライバ回路は、第1電源電圧が印加され、データ、第1クロック信号及び前記第1クロック信号から所定位相シフトされた第2クロック信号を前記レシーバ回路に出力し、
前記データ、前記第1及び第2クロック信号の各々の振幅は、前記第1電源電圧の振幅より小さく、
前記半導体デバイス及び前記メモリデバイスの各々は、前記第1及び第2クロック信号の立ち上がりエッジに同期してデータを取り込む、
半導体装置。 - 前記ドライバ回路は、
出力端子と、
第1及び第2のN型MOSFETを含む出力回路と、
を有し、
前記第1のN型MOSFETの第1電極には前記第1電源電圧が印加され、
前記第2のN型MOSFETの第1電極にはグランド電圧が印加され、
前記第1及び第2のN型MOSFETの各々の第2電極は、前記出力端子に接続される、請求項1に記載の半導体装置。 - 前記出力回路は、
前記データを出力するデータ出力回路と、
前記第1及び第2クロック信号を出力するクロック出力回路と、
を有し、
前記データ出力回路は、データ信号線を介して前記レシーバ回路に接続され、
前記クロック出力回路は、クロック信号線を介して前記レシーバ回路に接続される、
請求項2に記載の半導体装置。 - 前記第2クロック信号は、前記第1クロック信号から180°位相シフトされた信号である、
請求項3に記載の半導体装置。 - 前記メモリデバイスは、複数のラッチ回路を有し、
前記複数のラッチ回路は、
前記第1クロック信号の立ち上がりエッジに同期してデータをラッチする第1グループのラッチ回路と、
前記第2クロック信号の立ち上がりエッジに同期してデータをラッチする第2グループのラッチ回路と、
を含む、
請求項4に記載の半導体装置。 - 前記第1グループのラッチ回路は、奇数データをラッチし、
前記第2グループのラッチ回路は、偶数データをラッチする、
請求項5に記載の半導体装置。 - 前記メモリデバイスは、複数設けられ、前記半導体デバイスの上に積層され、
最上位のメモリデバイス以外は、各チップを貫通して前記半導体デバイスと接続される、請求項6に記載の半導体装置。 - 前記メモリデバイスは、複数設けられ、前記半導体デバイスの上に積層され、
前記複数のメモリデバイスと前記半導体デバイスは、ボンディングワイヤで接続される、
請求項6に記載の半導体装置。 - 前記ドライバ回路は、前記第1電源電圧より低くかつグランド電位よりも高い第2電源電圧を発生する電圧発生回路を有し、
前記第2電源電圧は、前記第1のN型MOSFETの前記第1電極に印加される、
請求項2に記載の半導体装置。 - 前記ドライバ回路は、
出力端子と、
第1及び第2のP型MOSFETを含む出力回路と、
を有し、
前記第1のP型MOSFETの第1電極には前記第1電源電圧が印加され、
前記第2のP型MOSFETの第1電極にはグランド電圧より高くかつ前記第1電源電圧より低い電圧が印加され、
前記第1及び第2のP型MOSFETの各々の第2電極は、前記出力端子に接続される、請求項1に記載の半導体装置。 - 前記出力回路は、
前記データを出力するデータ出力回路と、
前記第1及び第2クロック信号を出力するクロック出力回路と、
を有し、
前記データ出力回路は、データ信号線を介して前記レシーバ回路に接続され、
前記クロック出力回路は、クロック信号線を介して前記レシーバ回路に接続される、
請求項10に記載の半導体装置。 - 前記第2クロック信号は前記第1クロック信号から180°位相がシフトされる、
請求項11に記載の半導体装置。 - 前記メモリデバイスは、複数のラッチ回路を有し、
前記複数のラッチ回路は、
前記第1クロック信号の立ち下がりエッジに同期してデータをラッチする第1グループのラッチ回路と、
前記第2クロック信号の立ち下がりエッジに同期してデータをラッチする第2グループのラッチ回路と、
を含む、
請求項12に記載の半導体装置。 - 前記第1グループのラッチ回路は、奇数データをラッチし、
前記第2グループのラッチ回路は、偶数データをラッチする、
請求項13に記載の半導体装置。 - 前記メモリデバイスは、複数設けられ、前記半導体デバイスの上に積層され、
最上位のメモリデバイス以外は、各チップを貫通して前記半導体デバイスと接続される、請求項14に記載の半導体装置。 - 前記メモリデバイスは、複数設けられ、前記半導体デバイスの上に積層され、
前記複数のメモリデバイスと前記半導体デバイスは、ボンディングワイヤで接続される、
請求項14に記載の半導体装置。 - データ及びクロック信号を出力するドライバ回路と、
前記ドライバ回路から出力されたデータ及びクロック信号を受信するレシーバ回路と、
を有し、
前記ドライバ回路は、第1電源電圧が印加され、データ、第1クロック信号及び前記第1クロック信号から所定位相シフトされた第2クロック信号を出力し、
前記データ、前記第1及び第2クロック信号の各々の振幅は、前記第1電源電圧の振幅より小さく、
前記レシーバ回路は、前記データを前記第1及び第2クロック信号の立ち上がりエッジに同期して取り込む、
半導体装置。 - 前記ドライバ回路は、
出力端子と、
第1及び第2のN型MOSFETを含む出力回路と、
を有し、
前記第1のN型MOSFETの第1電極には前記第1電源電圧が印加され、
前記第2のN型MOSFETの第1電極にはグランド電圧が印加され、
前記第1及び第2のN型MOSFETの各々の第2電極は、前記出力端子に接続される、
請求項17に記載の半導体装置。 - 前記ドライバ回路は、前記第1電源電圧より低くかつグランド電位よりも高い第2電源電圧を発生する電圧発生回路を有し、
前記第2電源電圧は、前記第1のN型MOSFETの前記第1電極に印加される、
請求項18に記載の半導体装置。 - 前記ドライバ回路は、
出力端子と、
第1及び第2のP型MOSFETを含む出力回路と、
を有し、
前記第1のP型MOSFETの第1電極には前記第1電源電圧が印加され、
前記第2のP型MOSFETの第1電極にはグランド電圧より高くかつ前記第1電源電圧より低い電圧が印加され、
前記第1及び第2のP型MOSFETの各々の第2電極は、前記出力端子に接続される、
請求項17に記載の半導体装置。
Priority Applications (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2019188734A JP7385419B2 (ja) | 2019-10-15 | 2019-10-15 | 半導体装置 |
US17/060,510 US11222688B2 (en) | 2019-10-15 | 2020-10-01 | Semiconductor device |
CN202011095807.XA CN112671380A (zh) | 2019-10-15 | 2020-10-14 | 半导体设备 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2019188734A JP7385419B2 (ja) | 2019-10-15 | 2019-10-15 | 半導体装置 |
Publications (3)
Publication Number | Publication Date |
---|---|
JP2021064193A true JP2021064193A (ja) | 2021-04-22 |
JP2021064193A5 JP2021064193A5 (ja) | 2022-03-23 |
JP7385419B2 JP7385419B2 (ja) | 2023-11-22 |
Family
ID=75383804
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2019188734A Active JP7385419B2 (ja) | 2019-10-15 | 2019-10-15 | 半導体装置 |
Country Status (3)
Country | Link |
---|---|
US (1) | US11222688B2 (ja) |
JP (1) | JP7385419B2 (ja) |
CN (1) | CN112671380A (ja) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE102023106770A1 (de) | 2022-03-18 | 2023-09-21 | Renesas Electronics Corporation | Halbleitervorrichtung |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN118251725A (zh) * | 2021-10-27 | 2024-06-25 | 美商新思科技有限公司 | 用于嵌入式存储器的供电跟踪电路装置 |
Citations (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH05167427A (ja) * | 1991-12-13 | 1993-07-02 | Toshiba Corp | レベルシフト回路 |
JPH07212211A (ja) * | 1994-01-13 | 1995-08-11 | Fujitsu Ltd | 出力バッファ回路 |
JPH07307661A (ja) * | 1994-05-11 | 1995-11-21 | Sony Corp | 信号転送回路 |
JPH11298459A (ja) * | 1998-04-15 | 1999-10-29 | Hitachi Ltd | 高速伝送方式及び高速伝送装置 |
JP2006156909A (ja) * | 2004-12-01 | 2006-06-15 | Renesas Technology Corp | マルチチップモジュール |
JP2009246313A (ja) * | 2008-04-01 | 2009-10-22 | Renesas Technology Corp | 半導体装置及びその製造方法 |
JP4513323B2 (ja) * | 2001-05-30 | 2010-07-28 | 株式会社日立製作所 | 半導体装置 |
WO2011007642A1 (ja) * | 2009-07-15 | 2011-01-20 | 株式会社日立製作所 | 半導体装置 |
JP2015176937A (ja) * | 2014-03-14 | 2015-10-05 | マイクロン テクノロジー, インク. | 半導体装置の製造方法 |
US20160285453A1 (en) * | 2015-03-25 | 2016-09-29 | Qualcomm Incorporated | Driver using pull-up nmos transistor |
US20170069369A1 (en) * | 2015-09-04 | 2017-03-09 | Samsung Electronics Co., Ltd. | Semiconductor memory device for improving signal integrity issue in center pad type of stacked chip structure |
Family Cites Families (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7061941B1 (en) * | 2000-11-28 | 2006-06-13 | Winbond Electronics Corporation America | Data input and output circuits for multi-data rate operation |
JP4749168B2 (ja) | 2006-02-01 | 2011-08-17 | ルネサスエレクトロニクス株式会社 | クロックアンドデータリカバリ回路 |
US7872937B2 (en) * | 2008-03-31 | 2011-01-18 | Globalfoundries Inc. | Data driver circuit for a dynamic random access memory (DRAM) controller or the like and method therefor |
US8559247B2 (en) * | 2011-05-16 | 2013-10-15 | Apple Inc. | Dynamic level shifter for interfacing signals referenced to different power supply domains |
TWI486780B (zh) * | 2013-08-13 | 2015-06-01 | Phison Electronics Corp | 連接介面單元與記憶體儲存裝置 |
JP2015170370A (ja) | 2014-03-05 | 2015-09-28 | マイクロン テクノロジー, インク. | 半導体装置 |
-
2019
- 2019-10-15 JP JP2019188734A patent/JP7385419B2/ja active Active
-
2020
- 2020-10-01 US US17/060,510 patent/US11222688B2/en active Active
- 2020-10-14 CN CN202011095807.XA patent/CN112671380A/zh active Pending
Patent Citations (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH05167427A (ja) * | 1991-12-13 | 1993-07-02 | Toshiba Corp | レベルシフト回路 |
JPH07212211A (ja) * | 1994-01-13 | 1995-08-11 | Fujitsu Ltd | 出力バッファ回路 |
JPH07307661A (ja) * | 1994-05-11 | 1995-11-21 | Sony Corp | 信号転送回路 |
JPH11298459A (ja) * | 1998-04-15 | 1999-10-29 | Hitachi Ltd | 高速伝送方式及び高速伝送装置 |
JP4513323B2 (ja) * | 2001-05-30 | 2010-07-28 | 株式会社日立製作所 | 半導体装置 |
JP2006156909A (ja) * | 2004-12-01 | 2006-06-15 | Renesas Technology Corp | マルチチップモジュール |
JP2009246313A (ja) * | 2008-04-01 | 2009-10-22 | Renesas Technology Corp | 半導体装置及びその製造方法 |
WO2011007642A1 (ja) * | 2009-07-15 | 2011-01-20 | 株式会社日立製作所 | 半導体装置 |
JP2015176937A (ja) * | 2014-03-14 | 2015-10-05 | マイクロン テクノロジー, インク. | 半導体装置の製造方法 |
US20160285453A1 (en) * | 2015-03-25 | 2016-09-29 | Qualcomm Incorporated | Driver using pull-up nmos transistor |
US20170069369A1 (en) * | 2015-09-04 | 2017-03-09 | Samsung Electronics Co., Ltd. | Semiconductor memory device for improving signal integrity issue in center pad type of stacked chip structure |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE102023106770A1 (de) | 2022-03-18 | 2023-09-21 | Renesas Electronics Corporation | Halbleitervorrichtung |
KR20230136526A (ko) | 2022-03-18 | 2023-09-26 | 르네사스 일렉트로닉스 가부시키가이샤 | 반도체 장치 |
Also Published As
Publication number | Publication date |
---|---|
US20210110861A1 (en) | 2021-04-15 |
US11222688B2 (en) | 2022-01-11 |
JP7385419B2 (ja) | 2023-11-22 |
CN112671380A (zh) | 2021-04-16 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6285723B1 (en) | Timing signal generation circuit | |
US7061823B2 (en) | Limited output address register technique providing selectively variable write latency in DDR2 (double data rate two) integrated circuit memory devices | |
JP3853195B2 (ja) | 半導体装置 | |
US9602080B2 (en) | Phase interpolators and push-pull buffers | |
TW201443651A (zh) | 與資料匯流排反相記憶體電路、組態及/或操作有關之系統與方法 | |
US10943625B2 (en) | Memory device with write data bus control | |
US8008946B2 (en) | Semiconductor integrated circuit | |
US20100061161A1 (en) | Self Reset Clock Buffer In Memory Devices | |
US9269412B2 (en) | Memory device and method for driving the same | |
JP7385419B2 (ja) | 半導体装置 | |
US20210104273A1 (en) | Clock signal generator generating four-phase clock signals | |
US20180259558A1 (en) | Testing device and testing method | |
US7336554B2 (en) | Semiconductor memory device having a reduced number of pins | |
US10573373B1 (en) | Serializer | |
US11031056B2 (en) | Clock generation circuitry for memory device to generate multi-phase clocks and output data clocks to sort and serialize output data | |
JP2000058764A (ja) | 集積回路 | |
US7463054B1 (en) | Data bus charge-sharing technique for integrated circuit devices | |
Na et al. | A 1.8-Gb/s/Pin 16-Tb NAND flash memory multi-chip package with F-chip for high-performance and high-capacity storage | |
CN111445936A (zh) | 一种宽电压sram时序跟踪电路 | |
US11295790B2 (en) | Memory interface circuit and controller | |
US11356098B2 (en) | Transmitter and receiver for low power input/output and memory system including the same | |
TW410340B (en) | Semiconductor memory device | |
US6480031B2 (en) | High speed latch/register | |
US11417391B2 (en) | Systems and methods for level down shifting drivers | |
US7949923B2 (en) | Test entry circuit and method for generating test entry signal |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20220314 |
|
A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20220314 |
|
A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20230324 |
|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20230509 |
|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20230707 |
|
TRDD | Decision of grant or rejection written | ||
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20231024 |
|
A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20231110 |
|
R150 | Certificate of patent or registration of utility model |
Ref document number: 7385419 Country of ref document: JP Free format text: JAPANESE INTERMEDIATE CODE: R150 |