JP2010118373A - 半導体装置の製造方法 - Google Patents
半導体装置の製造方法 Download PDFInfo
- Publication number
- JP2010118373A JP2010118373A JP2008288396A JP2008288396A JP2010118373A JP 2010118373 A JP2010118373 A JP 2010118373A JP 2008288396 A JP2008288396 A JP 2008288396A JP 2008288396 A JP2008288396 A JP 2008288396A JP 2010118373 A JP2010118373 A JP 2010118373A
- Authority
- JP
- Japan
- Prior art keywords
- chips
- support
- chip
- adhesive layer
- semiconductor device
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 239000004065 semiconductor Substances 0.000 title claims abstract description 82
- 238000004519 manufacturing process Methods 0.000 title claims description 45
- 239000000853 adhesive Substances 0.000 claims abstract description 21
- 230000001070 adhesive effect Effects 0.000 claims abstract description 21
- 239000012790 adhesive layer Substances 0.000 claims description 102
- 239000010410 layer Substances 0.000 claims description 70
- 238000000034 method Methods 0.000 claims description 29
- 229920005989 resin Polymers 0.000 abstract description 62
- 239000011347 resin Substances 0.000 abstract description 62
- 238000007789 sealing Methods 0.000 description 51
- 239000000758 substrate Substances 0.000 description 27
- 229910000679 solder Inorganic materials 0.000 description 10
- 238000011109 contamination Methods 0.000 description 8
- 239000002184 metal Substances 0.000 description 6
- 229910052751 metal Inorganic materials 0.000 description 6
- 239000003990 capacitor Substances 0.000 description 5
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 description 4
- 229910052802 copper Inorganic materials 0.000 description 4
- 239000010949 copper Substances 0.000 description 4
- 239000011521 glass Substances 0.000 description 4
- 230000017525 heat dissipation Effects 0.000 description 4
- 229910052710 silicon Inorganic materials 0.000 description 4
- 239000010703 silicon Substances 0.000 description 4
- 229920001187 thermosetting polymer Polymers 0.000 description 4
- 230000000694 effects Effects 0.000 description 3
- 238000003825 pressing Methods 0.000 description 3
- OKTJSMMVPCPJKN-UHFFFAOYSA-N Carbon Chemical compound [C] OKTJSMMVPCPJKN-UHFFFAOYSA-N 0.000 description 2
- 239000000654 additive Substances 0.000 description 2
- 229910052799 carbon Inorganic materials 0.000 description 2
- 238000005530 etching Methods 0.000 description 2
- 239000000463 material Substances 0.000 description 2
- 239000003351 stiffener Substances 0.000 description 2
- 230000015572 biosynthetic process Effects 0.000 description 1
- 238000004140 cleaning Methods 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 239000003822 epoxy resin Substances 0.000 description 1
- 238000010438 heat treatment Methods 0.000 description 1
- 230000010354 integration Effects 0.000 description 1
- 238000010030 laminating Methods 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 230000002093 peripheral effect Effects 0.000 description 1
- 229920000647 polyepoxide Polymers 0.000 description 1
- 229920001721 polyimide Polymers 0.000 description 1
- 239000009719 polyimide resin Substances 0.000 description 1
- 230000003252 repetitive effect Effects 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/538—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames the interconnection structure between a plurality of semiconductor chips being formed on, or in, insulating substrates
- H01L23/5389—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames the interconnection structure between a plurality of semiconductor chips being formed on, or in, insulating substrates the chips being integrally enclosed by the interconnect and support structures
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
- H01L21/683—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping
- H01L21/6835—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/18—High density interconnect [HDI] connectors; Manufacturing methods related thereto
- H01L24/19—Manufacturing methods of high density interconnect preforms
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/18—High density interconnect [HDI] connectors; Manufacturing methods related thereto
- H01L24/23—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process
- H01L24/24—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process of an individual high density interconnect connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L24/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L24/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L24/82—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected by forming build-up interconnects at chip-level, e.g. for high density interconnects [HDI]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/93—Batch processes
- H01L24/95—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
- H01L24/96—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being encapsulated in a common layer, e.g. neo-wafer or pseudo-wafer, said common layer being separable into individual assemblies after connecting
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
- H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
- H01L21/568—Temporary substrate used as encapsulation process aid
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/04105—Bonding areas formed on an encapsulation of the semiconductor or solid-state body, e.g. bonding areas on chip-scale packages
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/18—High density interconnect [HDI] connectors; Manufacturing methods related thereto
- H01L2224/23—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process
- H01L2224/24—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process of an individual high density interconnect connector
- H01L2224/241—Disposition
- H01L2224/24135—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
- H01L2224/24137—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being arranged next to each other, e.g. on a common substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/32245—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73251—Location after the connecting process on different surfaces
- H01L2224/73267—Layer and HDI connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/82—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected by forming build-up interconnects at chip-level, e.g. for high density interconnects [HDI]
- H01L2224/82001—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected by forming build-up interconnects at chip-level, e.g. for high density interconnects [HDI] involving a temporary auxiliary member not forming part of the bonding apparatus
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/82—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected by forming build-up interconnects at chip-level, e.g. for high density interconnects [HDI]
- H01L2224/82009—Pre-treatment of the connector or the bonding area
- H01L2224/8203—Reshaping, e.g. forming vias
- H01L2224/82035—Reshaping, e.g. forming vias by heating means
- H01L2224/82039—Reshaping, e.g. forming vias by heating means using a laser
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/91—Methods for connecting semiconductor or solid state bodies including different methods provided for in two or more of groups H01L2224/80 - H01L2224/90
- H01L2224/92—Specific sequence of method steps
- H01L2224/922—Connecting different surfaces of the semiconductor or solid-state body with connectors of different types
- H01L2224/9222—Sequential connecting processes
- H01L2224/92242—Sequential connecting processes the first connecting process involving a layer connector
- H01L2224/92244—Sequential connecting processes the first connecting process involving a layer connector the second connecting process involving a build-up interconnect
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01005—Boron [B]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01006—Carbon [C]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01029—Copper [Cu]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01033—Arsenic [As]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/14—Integrated circuits
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/156—Material
- H01L2924/157—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2924/15738—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950 C and less than 1550 C
- H01L2924/15747—Copper [Cu] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/156—Material
- H01L2924/15786—Material with a principal constituent of the material being a non metallic, non metalloid inorganic material
- H01L2924/15788—Glasses, e.g. amorphous oxides, nitrides or fluorides
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
- H01L2924/1901—Structure
- H01L2924/1904—Component type
- H01L2924/19041—Component type being a capacitor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/30—Technical effects
- H01L2924/35—Mechanical effects
- H01L2924/351—Thermal stress
- H01L2924/3511—Warping
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Manufacturing & Machinery (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Structures Or Materials For Encapsulating Or Coating Semiconductor Devices Or Solid State Devices (AREA)
- Production Of Multi-Layered Print Wiring Board (AREA)
Abstract
【解決手段】接着層2を有する支持体1、また接着層2より強い接着力の接着層8を有する支持体7を準備しておく。接着層2とチップ3、5に設けられている端子4、6の端子面4a、6aとを接し、チップ3、5に、接着層2を介して支持体1を接着する。次いで、支持体1とチップ3、5を挟むように、チップ3、5に、接着層8を介して支持体7を接着する。その後、チップ3、5から支持体1を剥離し、支持体7上でチップ3、5を樹脂で封止する。
【選択図】図2
Description
本実施の形態におけるチップ(電子部品)を封止する半導体装置の製造技術について図面を参照して説明する。図1〜図8は製造工程中の半導体装置を模式的に示す断面図である。
本実施の形態におけるチップ(電子部品)を封止する半導体装置の製造技術について図面を参照して説明する。図9〜図16は製造工程中の半導体装置を模式的に示す断面図である。
前記実施の形態1、2では、支持体7、27を、半導体装置の基板に適用した場合について説明した。この支持体7、27上に形成した封止樹脂9、29の硬化収縮、膨張によりパッケージに反りが発生した場合、平坦な配線層11a、31aの形成は著しく困難となってしまうことが考えられる。パッケージの反りの発生は、構造の非対称が主要因である。そこで、本実施の形態では、半導体装置の基板同士を背面で仮接着した場合について図面を参照して説明する。図17、図18は本実施の形態における製造工程中の半導体装置を模式的に示す断面図である。
2 接着層
2a 仮固定面
3 チップ
4 端子
4a 端子面
5 チップ
6 端子
6a 端子面
7 支持体
8 接着層
9 封止樹脂
9a 配線面
10 貫通穴
11a、11b、11c 配線層
12a、12b 絶縁層
13 ソルダレジスト
21 支持体
21a 仮固定面
22 接着層
23 領域
27 支持体
28 接着層
29 封止樹脂
29a 配線面
30 貫通穴
31a、31b、31c 配線層
32a、32b 絶縁層
33 ソルダレジスト
101 支持体
102 接着層
102a 仮固定面
103 封止樹脂
103a 配線面
104 配線層
105 ソルダレジスト
Claims (8)
- 平坦面を有する第1支持体の前記平坦面上に第1接着層を介してチップを、前記チップの端子面を前記平坦面側に向けて接着する工程、
前記チップ上に第2接着層を介して第2支持体を接着する工程、
前記チップから前記第1支持体を剥離して前記チップの端子面を露出する工程、
前記第2支持体上に前記チップの端子面を露出した絶縁層を形成する工程、
を含むことを特徴とする半導体装置の製造方法。 - 前記第2接着層は前記第1接着層より強い接着力であることを特徴とする請求項1記載の半導体装置の製造方法。
- 前記絶縁層上に多層配線を形成する工程、
を含むことを特徴とする請求項1または2記載の半導体装置の製造方法。 - 前記チップは複数であることを特徴とする請求項1、2または3記載の半導体装置の製造方法。
- 平坦面を有する第1支持体の前記平坦面上に第1接着層を介してチップを、前記チップの端子と前記第1接着層とを接しないで、前記チップの端子面を前記平坦面側に向けて接着する工程、
前記チップ上に第2接着層を介して第2支持体を接着する工程、
前記チップから前記第1支持体を剥離して前記チップの端子面を露出する工程、
前記第2支持体上に前記チップの端子面を露出した絶縁層を形成する工程、
を含むことを特徴とする半導体装置の製造方法。 - 前記第2接着層は前記第1接着層より強い接着力であることを特徴とする請求項5記載の半導体装置の製造方法。
- 前記絶縁層上に多層配線を形成する工程、
を含むことを特徴とする請求項5または6記載の半導体装置の製造方法。 - 前記チップは複数であることを特徴とする請求項5、6または7記載の半導体装置の製造方法。
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2008288396A JP5161732B2 (ja) | 2008-11-11 | 2008-11-11 | 半導体装置の製造方法 |
US12/614,628 US8318543B2 (en) | 2008-11-11 | 2009-11-09 | Method of manufacturing semiconductor device |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2008288396A JP5161732B2 (ja) | 2008-11-11 | 2008-11-11 | 半導体装置の製造方法 |
Publications (2)
Publication Number | Publication Date |
---|---|
JP2010118373A true JP2010118373A (ja) | 2010-05-27 |
JP5161732B2 JP5161732B2 (ja) | 2013-03-13 |
Family
ID=42165582
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2008288396A Active JP5161732B2 (ja) | 2008-11-11 | 2008-11-11 | 半導体装置の製造方法 |
Country Status (2)
Country | Link |
---|---|
US (1) | US8318543B2 (ja) |
JP (1) | JP5161732B2 (ja) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2011249759A (ja) * | 2010-05-28 | 2011-12-08 | Samsung Electro-Mechanics Co Ltd | 電子素子内蔵印刷回路基板及びその製造方法 |
US8692391B2 (en) | 2010-09-10 | 2014-04-08 | Samsung Electro-Mechanics Co., Ltd. | Embedded ball grid array substrate and manufacturing method thereof |
Families Citing this family (29)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8455991B2 (en) * | 2010-09-24 | 2013-06-04 | Stats Chippac Ltd. | Integrated circuit packaging system with warpage control and method of manufacture thereof |
US8492203B2 (en) | 2011-01-21 | 2013-07-23 | Stats Chippac, Ltd. | Semiconductor device and method for forming semiconductor package having build-up interconnect structure over semiconductor die with different CTE insulating layers |
US10204879B2 (en) | 2011-01-21 | 2019-02-12 | STATS ChipPAC Pte. Ltd. | Semiconductor device and method of forming wafer-level interconnect structures with advanced dielectric characteristics |
US9385102B2 (en) * | 2012-09-28 | 2016-07-05 | STATS ChipPAC Pte. Ltd. | Semiconductor device and method of forming supporting layer over semiconductor die in thin fan-out wafer level chip scale package |
US9704794B2 (en) | 2014-06-17 | 2017-07-11 | Stmicroelectronics S.R.L. | Electronic device with die being sunk in substrate |
US9646955B2 (en) | 2014-09-05 | 2017-05-09 | Taiwan Semiconductor Manufacturing Company, Ltd. | Packages and methods of forming packages |
US9484307B2 (en) * | 2015-01-26 | 2016-11-01 | Advanced Semiconductor Engineering, Inc. | Fan-out wafer level packaging structure |
CN105161431A (zh) * | 2015-08-12 | 2015-12-16 | 中芯长电半导体(江阴)有限公司 | 晶圆级芯片封装方法 |
US20170098589A1 (en) * | 2015-10-05 | 2017-04-06 | Mediatek Inc. | Fan-out wafer level package structure |
US10773952B2 (en) | 2016-05-20 | 2020-09-15 | Qorvo Us, Inc. | Wafer-level package with enhanced performance |
US10784149B2 (en) | 2016-05-20 | 2020-09-22 | Qorvo Us, Inc. | Air-cavity module with enhanced device isolation |
SG11201901194SA (en) | 2016-08-12 | 2019-03-28 | Qorvo Us Inc | Wafer-level package with enhanced performance |
US10109502B2 (en) | 2016-09-12 | 2018-10-23 | Qorvo Us, Inc. | Semiconductor package with reduced parasitic coupling effects and process for making the same |
US10749518B2 (en) | 2016-11-18 | 2020-08-18 | Qorvo Us, Inc. | Stacked field-effect transistor switch |
US10068831B2 (en) | 2016-12-09 | 2018-09-04 | Qorvo Us, Inc. | Thermally enhanced semiconductor package and process for making the same |
US10755992B2 (en) | 2017-07-06 | 2020-08-25 | Qorvo Us, Inc. | Wafer-level packaging for enhanced performance |
US10784233B2 (en) | 2017-09-05 | 2020-09-22 | Qorvo Us, Inc. | Microelectronics package with self-aligned stacked-die assembly |
US10181449B1 (en) * | 2017-09-28 | 2019-01-15 | Taiwan Semiconductor Manufacturing Co., Ltd. | Semiconductor structure |
US11152363B2 (en) | 2018-03-28 | 2021-10-19 | Qorvo Us, Inc. | Bulk CMOS devices with enhanced performance and methods of forming the same utilizing bulk CMOS process |
US10804246B2 (en) | 2018-06-11 | 2020-10-13 | Qorvo Us, Inc. | Microelectronics package with vertically stacked dies |
US11069590B2 (en) * | 2018-10-10 | 2021-07-20 | Qorvo Us, Inc. | Wafer-level fan-out package with enhanced performance |
US10964554B2 (en) | 2018-10-10 | 2021-03-30 | Qorvo Us, Inc. | Wafer-level fan-out package with enhanced performance |
US11646242B2 (en) | 2018-11-29 | 2023-05-09 | Qorvo Us, Inc. | Thermally enhanced semiconductor package with at least one heat extractor and process for making the same |
US20200235040A1 (en) | 2019-01-23 | 2020-07-23 | Qorvo Us, Inc. | Rf devices with enhanced performance and methods of forming the same |
KR20210129656A (ko) | 2019-01-23 | 2021-10-28 | 코르보 유에스, 인크. | Rf 반도체 디바이스 및 이를 형성하는 방법 |
US11387157B2 (en) | 2019-01-23 | 2022-07-12 | Qorvo Us, Inc. | RF devices with enhanced performance and methods of forming the same |
US20200235066A1 (en) | 2019-01-23 | 2020-07-23 | Qorvo Us, Inc. | Rf devices with enhanced performance and methods of forming the same |
US11646289B2 (en) | 2019-12-02 | 2023-05-09 | Qorvo Us, Inc. | RF devices with enhanced performance and methods of forming the same |
US11923238B2 (en) | 2019-12-12 | 2024-03-05 | Qorvo Us, Inc. | Method of forming RF devices with enhanced performance including attaching a wafer to a support carrier by a bonding technique without any polymer adhesive |
Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH08162604A (ja) * | 1994-12-01 | 1996-06-21 | Toyota Motor Corp | マルチチップモジュールの製造方法 |
JP2004228302A (ja) * | 2003-01-22 | 2004-08-12 | Sony Corp | 多層配線基板及び多層配線基板の作製方法、並びに画像表示装置 |
JP2005223183A (ja) * | 2004-02-06 | 2005-08-18 | Matsushita Electric Ind Co Ltd | 電子部品実装済基板の製造方法および電子部品実装済基板 |
JP2010123592A (ja) * | 2008-11-17 | 2010-06-03 | Shinko Electric Ind Co Ltd | 半導体パッケージ及びその製造方法 |
Family Cites Families (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5353498A (en) * | 1993-02-08 | 1994-10-11 | General Electric Company | Method for fabricating an integrated circuit module |
US6271469B1 (en) * | 1999-11-12 | 2001-08-07 | Intel Corporation | Direct build-up layer on an encapsulated die package |
US6555908B1 (en) * | 2000-02-10 | 2003-04-29 | Epic Technologies, Inc. | Compliant, solderable input/output bump structures |
US6734534B1 (en) * | 2000-08-16 | 2004-05-11 | Intel Corporation | Microelectronic substrate with integrated devices |
TW544882B (en) * | 2001-12-31 | 2003-08-01 | Megic Corp | Chip package structure and process thereof |
DE10234951B4 (de) * | 2002-07-31 | 2009-01-02 | Qimonda Ag | Verfahren zur Herstellung von Halbleiterschaltungsmodulen |
FI115601B (fi) * | 2003-04-01 | 2005-05-31 | Imbera Electronics Oy | Menetelmä elektroniikkamoduulin valmistamiseksi ja elektroniikkamoduuli |
US7300824B2 (en) * | 2005-08-18 | 2007-11-27 | James Sheats | Method of packaging and interconnection of integrated circuits |
US20070080458A1 (en) * | 2005-10-11 | 2007-04-12 | Tsuyoshi Ogawa | Hybrid module and method of manufacturing the same |
US7868445B2 (en) * | 2007-06-25 | 2011-01-11 | Epic Technologies, Inc. | Integrated structures and methods of fabrication thereof with fan-out metallization on a chips-first chip layer |
-
2008
- 2008-11-11 JP JP2008288396A patent/JP5161732B2/ja active Active
-
2009
- 2009-11-09 US US12/614,628 patent/US8318543B2/en active Active
Patent Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH08162604A (ja) * | 1994-12-01 | 1996-06-21 | Toyota Motor Corp | マルチチップモジュールの製造方法 |
JP2004228302A (ja) * | 2003-01-22 | 2004-08-12 | Sony Corp | 多層配線基板及び多層配線基板の作製方法、並びに画像表示装置 |
JP2005223183A (ja) * | 2004-02-06 | 2005-08-18 | Matsushita Electric Ind Co Ltd | 電子部品実装済基板の製造方法および電子部品実装済基板 |
JP2010123592A (ja) * | 2008-11-17 | 2010-06-03 | Shinko Electric Ind Co Ltd | 半導体パッケージ及びその製造方法 |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2011249759A (ja) * | 2010-05-28 | 2011-12-08 | Samsung Electro-Mechanics Co Ltd | 電子素子内蔵印刷回路基板及びその製造方法 |
US8780572B2 (en) | 2010-05-28 | 2014-07-15 | Samsung Electro-Mechanics Co., Ltd. | Printed circuit board having electronic component |
US8692391B2 (en) | 2010-09-10 | 2014-04-08 | Samsung Electro-Mechanics Co., Ltd. | Embedded ball grid array substrate and manufacturing method thereof |
Also Published As
Publication number | Publication date |
---|---|
US8318543B2 (en) | 2012-11-27 |
JP5161732B2 (ja) | 2013-03-13 |
US20100120204A1 (en) | 2010-05-13 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP5161732B2 (ja) | 半導体装置の製造方法 | |
US7790515B2 (en) | Semiconductor device with no base member and method of manufacturing the same | |
US8334174B2 (en) | Chip scale package and fabrication method thereof | |
US8525348B2 (en) | Chip scale package and fabrication method thereof | |
JP5296636B2 (ja) | 半導体パッケージの製造方法 | |
JP2011044561A (ja) | マルチチップモジュール及びマルチチップモジュールの製造方法 | |
JP6971052B2 (ja) | 半導体装置の製造方法および半導体装置 | |
JP2009272512A (ja) | 半導体装置の製造方法 | |
TWI685935B (zh) | 半導體裝置及其製造方法 | |
JP2007242684A (ja) | 積層型半導体装置及びデバイスの積層方法 | |
TWI750439B (zh) | 半導體裝置及其製造方法 | |
JP2005019754A (ja) | 複合部品及びその製造方法 | |
TWI771712B (zh) | 封裝基板及其製造方法 | |
JP2008288481A (ja) | 半導体装置およびその製造方法 | |
JP2007115770A (ja) | 半導体装置の製造方法 | |
JP5633096B2 (ja) | 半導体パッケージ | |
KR20070080324A (ko) | 접착력이 있는 폴리이미드층을 이용한 반도체 칩의 접착 및적층 방법 | |
JP5292848B2 (ja) | 部品内蔵基板及びその製造方法 | |
JP4337859B2 (ja) | 半導体装置 | |
JP2007142128A (ja) | 半導体装置およびその製造方法 | |
JP2011082404A (ja) | 半導体装置の製造方法 | |
JP4978244B2 (ja) | 半導体装置及びその製造方法 | |
JP4337860B2 (ja) | 半導体装置 | |
JP4473668B2 (ja) | 半導体装置およびその製造方法 | |
US20090309208A1 (en) | Semiconductor device and method of manufacturing the same |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20110707 |
|
TRDD | Decision of grant or rejection written | ||
A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20121130 |
|
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20121204 |
|
A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20121214 |
|
R150 | Certificate of patent or registration of utility model |
Ref document number: 5161732 Country of ref document: JP Free format text: JAPANESE INTERMEDIATE CODE: R150 Free format text: JAPANESE INTERMEDIATE CODE: R150 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20151221 Year of fee payment: 3 |