IT1214607B - Circuito di precarica per linee di riga di un sistema di memoria, in particolare a celle programmabili. - Google Patents

Circuito di precarica per linee di riga di un sistema di memoria, in particolare a celle programmabili.

Info

Publication number
IT1214607B
IT1214607B IT8520688A IT2068885A IT1214607B IT 1214607 B IT1214607 B IT 1214607B IT 8520688 A IT8520688 A IT 8520688A IT 2068885 A IT2068885 A IT 2068885A IT 1214607 B IT1214607 B IT 1214607B
Authority
IT
Italy
Prior art keywords
memory system
line lines
programmable cells
preload circuit
preload
Prior art date
Application number
IT8520688A
Other languages
English (en)
Other versions
IT8520688A0 (it
Inventor
Roberto Gastaldi
Giulio Casagrande
Original Assignee
Ates Componenti Elettron
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Ates Componenti Elettron filed Critical Ates Componenti Elettron
Priority to IT8520688A priority Critical patent/IT1214607B/it
Publication of IT8520688A0 publication Critical patent/IT8520688A0/it
Priority to DE3615310A priority patent/DE3615310C2/de
Priority to GB8611204A priority patent/GB2175168B/en
Priority to JP10782386A priority patent/JPH0766673B2/ja
Priority to FR868606928A priority patent/FR2582135B1/fr
Priority to US07/144,696 priority patent/US4847811A/en
Application granted granted Critical
Publication of IT1214607B publication Critical patent/IT1214607B/it

Links

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C8/00—Arrangements for selecting an address in a digital store
    • G11C8/08—Word line control circuits, e.g. drivers, boosters, pull-up circuits, pull-down circuits, precharging circuits, for word lines
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C16/00—Erasable programmable read-only memories
    • G11C16/02—Erasable programmable read-only memories electrically programmable
    • G11C16/06—Auxiliary circuits, e.g. for writing into memory
    • G11C16/08—Address circuits; Decoders; Word-line control circuits

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Static Random-Access Memory (AREA)
  • Read Only Memory (AREA)
  • Dram (AREA)
IT8520688A 1985-05-14 1985-05-14 Circuito di precarica per linee di riga di un sistema di memoria, in particolare a celle programmabili. IT1214607B (it)

Priority Applications (6)

Application Number Priority Date Filing Date Title
IT8520688A IT1214607B (it) 1985-05-14 1985-05-14 Circuito di precarica per linee di riga di un sistema di memoria, in particolare a celle programmabili.
DE3615310A DE3615310C2 (de) 1985-05-14 1986-05-06 Vorladeschaltung für Wortleitungen eines Speichersystems
GB8611204A GB2175168B (en) 1985-05-14 1986-05-08 Precharging circuit for word lines of a memory system, in particular with programmable cells
JP10782386A JPH0766673B2 (ja) 1985-05-14 1986-05-13 事前充電回路
FR868606928A FR2582135B1 (fr) 1985-05-14 1986-05-14 Circuit de precharge pour lignes de mot d'un dispositif de memoire, en particulier a cellules programmables
US07/144,696 US4847811A (en) 1985-05-14 1988-01-13 Pre-charging circuit for word lines of a memory system, in particular with programmable cells

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
IT8520688A IT1214607B (it) 1985-05-14 1985-05-14 Circuito di precarica per linee di riga di un sistema di memoria, in particolare a celle programmabili.

Publications (2)

Publication Number Publication Date
IT8520688A0 IT8520688A0 (it) 1985-05-14
IT1214607B true IT1214607B (it) 1990-01-18

Family

ID=11170590

Family Applications (1)

Application Number Title Priority Date Filing Date
IT8520688A IT1214607B (it) 1985-05-14 1985-05-14 Circuito di precarica per linee di riga di un sistema di memoria, in particolare a celle programmabili.

Country Status (6)

Country Link
US (1) US4847811A (it)
JP (1) JPH0766673B2 (it)
DE (1) DE3615310C2 (it)
FR (1) FR2582135B1 (it)
GB (1) GB2175168B (it)
IT (1) IT1214607B (it)

Families Citing this family (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5003467A (en) * 1987-05-01 1991-03-26 Digital Equipment Corporation Node adapted for backplane bus with default control
EP0357667B1 (en) * 1987-05-01 1993-07-21 Digital Equipment Corporation Node for backplane bus
DE3883692T2 (de) * 1987-05-01 1994-02-03 Digital Equipment Corp Rückwandplatinenbus.
KR930000869B1 (ko) * 1989-11-30 1993-02-08 삼성전자 주식회사 페이지 소거 가능한 플래쉬형 이이피롬 장치
KR940005688B1 (ko) * 1991-09-05 1994-06-22 삼성전자 주식회사 메모리 소자에 있어서 데이터 라인의 프리챠아지 자동 검사 장치
KR100725980B1 (ko) 2005-07-23 2007-06-08 삼성전자주식회사 비휘발성 메모리에 저장된 데이터를 독출하는 속도를개선할 수 있는 반도체 장치와 그 개선방법

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5399736A (en) * 1977-02-10 1978-08-31 Toshiba Corp Semiconductor memory unit
US4208730A (en) * 1978-08-07 1980-06-17 Rca Corporation Precharge circuit for memory array
US4289982A (en) * 1979-06-28 1981-09-15 Motorola, Inc. Apparatus for programming a dynamic EPROM
JPS5778695A (en) * 1980-10-29 1982-05-17 Toshiba Corp Semiconductor storage device
JPS57100686A (en) * 1980-12-12 1982-06-22 Toshiba Corp Nonvolatile semiconductor memory
JPH0746515B2 (ja) * 1984-12-28 1995-05-17 日本電気株式会社 デコ−ダ回路
US4638459A (en) * 1985-01-31 1987-01-20 Standard Microsystems Corp. Virtual ground read only memory

Also Published As

Publication number Publication date
JPS61260496A (ja) 1986-11-18
GB2175168A (en) 1986-11-19
FR2582135B1 (fr) 1992-08-14
FR2582135A1 (fr) 1986-11-21
GB2175168B (en) 1989-07-05
JPH0766673B2 (ja) 1995-07-19
US4847811A (en) 1989-07-11
DE3615310A1 (de) 1986-11-20
GB8611204D0 (en) 1986-06-18
IT8520688A0 (it) 1985-05-14
DE3615310C2 (de) 1995-11-30

Similar Documents

Publication Publication Date Title
MX158195A (es) Mejoras en una memoria provisional para un sistema de procesamiento de datos
IT1185741B (it) Sistema di gestione di memoria di elaboratore
DE3688505D1 (de) Multiportspeichersystem.
DE3650063D1 (de) FIFO-Speicher mit verminderter Durchfallzeit.
DE3685179D1 (de) Speicherkarte.
DE3671124D1 (de) Halbleiterspeicherzelle.
IT8620967A0 (it) Sistema di memoria di dati.
ES552133A0 (es) Un sistema automatizado de produccion de barras de combustible nuclear
MX152158A (es) Mejoras en un sistema de suministro parenteral
DE3680562D1 (de) Halbleiterspeicheranordnung.
DE3675445D1 (de) Halbleiterspeicheranordnung.
EP0229932A3 (en) High-capacity memory for multiprocessor systems
IT8621918A0 (it) Circuito di ripasso per memoria dinamica utilizzante semiconduttori del tipo a gate array.
ES518614A0 (es) Una disposicion de conversion de datos para usarse en un sistema de facsimil.
IT8221404A0 (it) Programmabile elettricamente. memoria di sola lettura
IT1214607B (it) Circuito di precarica per linee di riga di un sistema di memoria, in particolare a celle programmabili.
DE3583019D1 (de) Speicherkassettenschutz.
DE3682346D1 (de) Halbleiterspeicheranordnung.
DE3685576D1 (de) Halbleiterspeicheranordnung mit seriellem adressierungsschema.
ES555259A0 (es) Una disposicion combinada en un sistema de trasnporte mecanizado.
DE3685889D1 (de) Halbleiterspeicheranordnung.
EP0078223A3 (en) Bit line powered translinear memory cell
ES523750A0 (es) Sistema de control de memoria de historial en un sistema de proceso de datos.
ITMI911485A1 (it) Circuito di precarica di bit line per la lettura di una cella di memoria eprom.
DE3673854D1 (de) Speicherschaltung mit schreibschema.

Legal Events

Date Code Title Description
TA Fee payment date (situation as of event date), data collected since 19931001

Effective date: 19970530