FR2912258B1 - "procede de fabrication d'un substrat du type silicium sur isolant" - Google Patents

"procede de fabrication d'un substrat du type silicium sur isolant"

Info

Publication number
FR2912258B1
FR2912258B1 FR0700718A FR0700718A FR2912258B1 FR 2912258 B1 FR2912258 B1 FR 2912258B1 FR 0700718 A FR0700718 A FR 0700718A FR 0700718 A FR0700718 A FR 0700718A FR 2912258 B1 FR2912258 B1 FR 2912258B1
Authority
FR
France
Prior art keywords
insulation
substrate
manufacturing
silicon type
silicon
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
FR0700718A
Other languages
English (en)
Other versions
FR2912258A1 (fr
Inventor
Eric Neyret
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Soitec SA
Original Assignee
Soitec SA
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Soitec SA filed Critical Soitec SA
Priority to FR0700718A priority Critical patent/FR2912258B1/fr
Priority to US11/848,964 priority patent/US7666758B2/en
Priority to PCT/IB2008/000132 priority patent/WO2008093187A1/fr
Priority to DE112008000226.6T priority patent/DE112008000226B4/de
Publication of FR2912258A1 publication Critical patent/FR2912258A1/fr
Application granted granted Critical
Publication of FR2912258B1 publication Critical patent/FR2912258B1/fr
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/76Making of isolation regions between components
    • H01L21/762Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
    • H01L21/7624Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology
    • H01L21/76251Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology using bonding techniques
    • H01L21/76254Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology using bonding techniques with separation/delamination along an ion implanted layer, e.g. Smart-cut, Unibond
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/76Making of isolation regions between components
    • H01L21/762Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
    • H01L21/7624Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology
    • H01L21/76251Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology using bonding techniques
    • H01L21/76259Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology using bonding techniques with separation/delamination along a porous layer

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Element Separation (AREA)
  • Recrystallisation Techniques (AREA)
  • Formation Of Insulating Films (AREA)
FR0700718A 2007-02-01 2007-02-01 "procede de fabrication d'un substrat du type silicium sur isolant" Active FR2912258B1 (fr)

Priority Applications (4)

Application Number Priority Date Filing Date Title
FR0700718A FR2912258B1 (fr) 2007-02-01 2007-02-01 "procede de fabrication d'un substrat du type silicium sur isolant"
US11/848,964 US7666758B2 (en) 2007-02-01 2007-08-31 Process for fabricating a substrate of the silicon-on-insulator type with thin surface layer
PCT/IB2008/000132 WO2008093187A1 (fr) 2007-02-01 2008-01-16 Procédé de production d'un substrat du type silicium sur isolant
DE112008000226.6T DE112008000226B4 (de) 2007-02-01 2008-01-16 Verfahren zum Herstellen eines Substrats vom Typ Silizium auf Isolator (SOI)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
FR0700718A FR2912258B1 (fr) 2007-02-01 2007-02-01 "procede de fabrication d'un substrat du type silicium sur isolant"

Publications (2)

Publication Number Publication Date
FR2912258A1 FR2912258A1 (fr) 2008-08-08
FR2912258B1 true FR2912258B1 (fr) 2009-05-08

Family

ID=38157863

Family Applications (1)

Application Number Title Priority Date Filing Date
FR0700718A Active FR2912258B1 (fr) 2007-02-01 2007-02-01 "procede de fabrication d'un substrat du type silicium sur isolant"

Country Status (4)

Country Link
US (1) US7666758B2 (fr)
DE (1) DE112008000226B4 (fr)
FR (1) FR2912258B1 (fr)
WO (1) WO2008093187A1 (fr)

Families Citing this family (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP5527956B2 (ja) * 2007-10-10 2014-06-25 株式会社半導体エネルギー研究所 半導体基板の製造方法
JP5490393B2 (ja) * 2007-10-10 2014-05-14 株式会社半導体エネルギー研究所 半導体基板の製造方法
US7820527B2 (en) * 2008-02-20 2010-10-26 Varian Semiconductor Equipment Associates, Inc. Cleave initiation using varying ion implant dose
FR2965396B1 (fr) * 2010-09-29 2013-02-22 S O I Tec Silicon On Insulator Tech Substrat démontable, procédés de fabrication et de démontage d'un tel substrat
JP6086031B2 (ja) 2013-05-29 2017-03-01 信越半導体株式会社 貼り合わせウェーハの製造方法
FR3036200B1 (fr) * 2015-05-13 2017-05-05 Soitec Silicon On Insulator Methode de calibration pour equipements de traitement thermique
US20210389183A1 (en) * 2018-11-09 2021-12-16 Yale University High-speed ultrathin silicon-on-insulator infrared bolometers and imagers
FR3103055A1 (fr) * 2019-11-08 2021-05-14 Soitec Procédé de finition d’une couche semi-conductrice monocristalline transférée sur un substrat receveur

Family Cites Families (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
SG65697A1 (en) 1996-11-15 1999-06-22 Canon Kk Process for producing semiconductor article
JP2000124092A (ja) 1998-10-16 2000-04-28 Shin Etsu Handotai Co Ltd 水素イオン注入剥離法によってsoiウエーハを製造する方法およびこの方法で製造されたsoiウエーハ
FR2797713B1 (fr) * 1999-08-20 2002-08-02 Soitec Silicon On Insulator Procede de traitement de substrats pour la microelectronique et substrats obtenus par ce procede
JP3943782B2 (ja) 1999-11-29 2007-07-11 信越半導体株式会社 剥離ウエーハの再生処理方法及び再生処理された剥離ウエーハ
FR2827423B1 (fr) 2001-07-16 2005-05-20 Soitec Silicon On Insulator Procede d'amelioration d'etat de surface
KR100874724B1 (ko) 2001-07-17 2008-12-19 신에쯔 한도타이 가부시키가이샤 접합 웨이퍼의 제조방법
CN100403543C (zh) * 2001-12-04 2008-07-16 信越半导体株式会社 贴合晶片及贴合晶片的制造方法
JP2004063730A (ja) 2002-07-29 2004-02-26 Shin Etsu Handotai Co Ltd Soiウェーハの製造方法
FR2858462B1 (fr) * 2003-07-29 2005-12-09 Soitec Silicon On Insulator Procede d'obtention d'une couche mince de qualite accrue par co-implantation et recuit thermique
JPWO2005022610A1 (ja) * 2003-09-01 2007-11-01 株式会社Sumco 貼り合わせウェーハの製造方法
EP1662555B1 (fr) * 2003-09-05 2011-04-13 SUMCO Corporation Procede de production d'une plaquette soi
FR2861497B1 (fr) 2003-10-28 2006-02-10 Soitec Silicon On Insulator Procede de transfert catastrophique d'une couche fine apres co-implantation
CN101027768B (zh) * 2004-09-21 2010-11-03 S.O.I.Tec绝缘体上硅技术公司 根据避免气泡形成和限制粗糙度的条件来进行共注入步骤的薄层转移方法
FR2880988B1 (fr) 2005-01-19 2007-03-30 Soitec Silicon On Insulator TRAITEMENT D'UNE COUCHE EN SI1-yGEy PRELEVEE
JP4934966B2 (ja) * 2005-02-04 2012-05-23 株式会社Sumco Soi基板の製造方法
JP2006216826A (ja) 2005-02-04 2006-08-17 Sumco Corp Soiウェーハの製造方法

Also Published As

Publication number Publication date
US20080188060A1 (en) 2008-08-07
DE112008000226B4 (de) 2024-02-01
US7666758B2 (en) 2010-02-23
WO2008093187A1 (fr) 2008-08-07
FR2912258A1 (fr) 2008-08-08
DE112008000226T5 (de) 2010-01-21

Similar Documents

Publication Publication Date Title
FR2912259B1 (fr) Procede de fabrication d'un substrat du type "silicium sur isolant".
FR2912258B1 (fr) "procede de fabrication d'un substrat du type silicium sur isolant"
FR2910702B1 (fr) Procede de fabrication d'un substrat mixte
FR2957716B1 (fr) Procede de finition d'un substrat de type semi-conducteur sur isolant
FR2911430B1 (fr) "procede de fabrication d'un substrat hybride"
EP2031647A4 (fr) Procédé de fabrication d'une tranche de silicium et tranche de silicium fabriquée selon ce procédé
FR2944645B1 (fr) Procede d'amincissement d'un substrat silicium sur isolant
FR2933534B1 (fr) Procede de fabrication d'une structure comprenant une couche de germanium sur un substrat
FR2896618B1 (fr) Procede de fabrication d'un substrat composite
GB0818662D0 (en) Method for manufacturing group 3-5 nitride semiconductor substrate
DE602004004832D1 (de) Beschichtung für siliziumhaltiges Substrat
EP2133908A4 (fr) Procédé de fabrication d'un substrat de silicium de déformation
EP1986217A4 (fr) Procede de fabrication d'un substrat semi-conducteur
FR2949237B1 (fr) Procede de nettoyage de la surface d'un substrat de silicium
DE60205204D1 (de) Barriereschicht für siliziumhaltiges Substrat
FR2937427B1 (fr) Procede de fabrication d'un modulateur electro-optique lateral sur silicium a zones implantees auto-alignees
FR2950634B1 (fr) Solution et procede d'activation de la surface oxydee d'un substrat semi-conducteur
FR2978605B1 (fr) Procede de fabrication d'une structure semi-conductrice comprenant une couche fonctionnalisee sur un substrat support
FR2943458B1 (fr) Procede de finition d'un substrat de type "silicium sur isolant" soi
FR2907966B1 (fr) Procede de fabrication d'un substrat.
FR2918793B1 (fr) Procede de fabrication d'un substrat semiconducteur-sur- isolant pour la microelectronique et l'optoelectronique.
FR2898215B1 (fr) Procede de fabrication d'un substrat par condensation germanium
FR2928775B1 (fr) Procede de fabrication d'un substrat de type semiconducteur sur isolant
FR2926162B1 (fr) Procede de modification localisee de l'energie de surface d'un substrat
FR2936095B1 (fr) Procede de fabrication d'un dispositif microelectronique dote de zones semi-conductrices sur isolant a gradient horizontal de concentration en ge.

Legal Events

Date Code Title Description
CD Change of name or company name

Owner name: SOITEC, FR

Effective date: 20120423

PLFP Fee payment

Year of fee payment: 10

PLFP Fee payment

Year of fee payment: 11

PLFP Fee payment

Year of fee payment: 12

PLFP Fee payment

Year of fee payment: 14

PLFP Fee payment

Year of fee payment: 15

PLFP Fee payment

Year of fee payment: 16

PLFP Fee payment

Year of fee payment: 17

PLFP Fee payment

Year of fee payment: 18