EP1253630A1 - Gasphasenabscheidung von Siliziumoxidfilmen - Google Patents
Gasphasenabscheidung von Siliziumoxidfilmen Download PDFInfo
- Publication number
- EP1253630A1 EP1253630A1 EP02250829A EP02250829A EP1253630A1 EP 1253630 A1 EP1253630 A1 EP 1253630A1 EP 02250829 A EP02250829 A EP 02250829A EP 02250829 A EP02250829 A EP 02250829A EP 1253630 A1 EP1253630 A1 EP 1253630A1
- Authority
- EP
- European Patent Office
- Prior art keywords
- gas mixture
- silicon oxide
- helium
- nitrogen
- deposition chamber
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical group O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 title claims abstract description 55
- 229910052814 silicon oxide Inorganic materials 0.000 title claims abstract description 46
- 238000005229 chemical vapour deposition Methods 0.000 title description 5
- 239000007789 gas Substances 0.000 claims abstract description 55
- IJGRMHOSHXDMSA-UHFFFAOYSA-N Atomic nitrogen Chemical compound N#N IJGRMHOSHXDMSA-UHFFFAOYSA-N 0.000 claims abstract description 52
- 239000000203 mixture Substances 0.000 claims abstract description 42
- 238000000034 method Methods 0.000 claims abstract description 33
- SWQJXJOGLNCZEY-UHFFFAOYSA-N helium atom Chemical compound [He] SWQJXJOGLNCZEY-UHFFFAOYSA-N 0.000 claims abstract description 32
- 239000001307 helium Substances 0.000 claims abstract description 31
- 229910052734 helium Inorganic materials 0.000 claims abstract description 31
- BOTDANWDWHJENH-UHFFFAOYSA-N Tetraethyl orthosilicate Chemical compound CCO[Si](OCC)(OCC)OCC BOTDANWDWHJENH-UHFFFAOYSA-N 0.000 claims abstract description 28
- CBENFWSGALASAD-UHFFFAOYSA-N Ozone Chemical compound [O-][O+]=O CBENFWSGALASAD-UHFFFAOYSA-N 0.000 claims abstract description 13
- 238000004519 manufacturing process Methods 0.000 claims abstract description 9
- QVGXLLKOCUKJST-UHFFFAOYSA-N atomic oxygen Chemical compound [O] QVGXLLKOCUKJST-UHFFFAOYSA-N 0.000 claims abstract description 8
- 239000001301 oxygen Substances 0.000 claims abstract description 8
- 229910052760 oxygen Inorganic materials 0.000 claims abstract description 8
- 230000008021 deposition Effects 0.000 claims description 35
- 239000000758 substrate Substances 0.000 claims description 24
- 229910052757 nitrogen Inorganic materials 0.000 claims description 21
- 238000000151 deposition Methods 0.000 description 17
- NJPPVKZQTLUDBO-UHFFFAOYSA-N novaluron Chemical compound C1=C(Cl)C(OC(F)(F)C(OC(F)(F)F)F)=CC=C1NC(=O)NC(=O)C1=C(F)C=CC=C1F NJPPVKZQTLUDBO-UHFFFAOYSA-N 0.000 description 15
- 239000004065 semiconductor Substances 0.000 description 7
- 239000012159 carrier gas Substances 0.000 description 6
- 238000002955 isolation Methods 0.000 description 6
- 239000000463 material Substances 0.000 description 5
- 235000012239 silicon dioxide Nutrition 0.000 description 5
- 239000000377 silicon dioxide Substances 0.000 description 5
- 230000006870 function Effects 0.000 description 4
- 238000010438 heat treatment Methods 0.000 description 4
- 239000011810 insulating material Substances 0.000 description 3
- UDWPONKAYSRBTJ-UHFFFAOYSA-N [He].[N] Chemical compound [He].[N] UDWPONKAYSRBTJ-UHFFFAOYSA-N 0.000 description 2
- 230000003247 decreasing effect Effects 0.000 description 2
- 239000003989 dielectric material Substances 0.000 description 2
- 229910018487 Ni—Cr Inorganic materials 0.000 description 1
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 1
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 description 1
- 229910052782 aluminium Inorganic materials 0.000 description 1
- 230000007175 bidirectional communication Effects 0.000 description 1
- 230000033228 biological regulation Effects 0.000 description 1
- 230000015572 biosynthetic process Effects 0.000 description 1
- 239000003990 capacitor Substances 0.000 description 1
- VNNRSPGTAMTISX-UHFFFAOYSA-N chromium nickel Chemical compound [Cr].[Ni] VNNRSPGTAMTISX-UHFFFAOYSA-N 0.000 description 1
- 230000007423 decrease Effects 0.000 description 1
- 238000005137 deposition process Methods 0.000 description 1
- 238000006073 displacement reaction Methods 0.000 description 1
- 230000015654 memory Effects 0.000 description 1
- 238000005498 polishing Methods 0.000 description 1
- 229910052710 silicon Inorganic materials 0.000 description 1
- 239000010703 silicon Substances 0.000 description 1
- LIVNPJMFVYWSIS-UHFFFAOYSA-N silicon monoxide Chemical class [Si-]#[O+] LIVNPJMFVYWSIS-UHFFFAOYSA-N 0.000 description 1
- 239000000126 substance Substances 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02109—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
- H01L21/02112—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer
- H01L21/02123—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon
- H01L21/02164—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon the material being a silicon oxide, e.g. SiO2
-
- C—CHEMISTRY; METALLURGY
- C23—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; CHEMICAL SURFACE TREATMENT; DIFFUSION TREATMENT OF METALLIC MATERIAL; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL
- C23C—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; SURFACE TREATMENT OF METALLIC MATERIAL BY DIFFUSION INTO THE SURFACE, BY CHEMICAL CONVERSION OR SUBSTITUTION; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL
- C23C16/00—Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes
- C23C16/22—Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes characterised by the deposition of inorganic material, other than metallic material
- C23C16/30—Deposition of compounds, mixtures or solid solutions, e.g. borides, carbides, nitrides
- C23C16/40—Oxides
- C23C16/401—Oxides containing silicon
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02225—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer
- H01L21/0226—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process
- H01L21/02263—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process deposition from the gas or vapour phase
- H01L21/02271—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process deposition from the gas or vapour phase deposition by decomposition or reaction of gaseous or vapour phase compounds, i.e. chemical vapour deposition
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/314—Inorganic layers
- H01L21/316—Inorganic layers composed of oxides or glassy oxides or oxide based glass
- H01L21/31604—Deposition from a gas or vapour
- H01L21/31608—Deposition of SiO2
- H01L21/31612—Deposition of SiO2 on a silicon body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02109—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
- H01L21/02112—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer
- H01L21/02123—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon
- H01L21/02126—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon the material containing Si, O, and at least one of H, N, C, F, or other non-metal elements, e.g. SiOC, SiOC:H or SiONC
Definitions
- the present invention relates to silicon oxide films, their use in integrated circuit fabrication, and a method for forming a silicon oxide film.
- Integrated circuits have evolved into complex devices that can include millions of components (e. g., transistors, capacitors and resistors) on a single chip.
- components e. g., transistors, capacitors and resistors
- the evolution of chip designs continually requires faster circuitry and greater circuit density.
- the demands for greater circuit density necessitate a reduction in the dimensions of the integrated circuit components.
- trench isolation methods to electrically isolate adjoining active semiconductor regions of semiconductor substrates.
- shallow trench isolation methods entail forming trench regions between the active semiconductor regions.
- the trench regions are typically less than about 2-3 microns deep and are filled with a dielectric material.
- Silicon oxide films have been suggested for use as the dielectric material for shallow trench isolation methods, since silicon oxides are good insulating materials. Silicon oxide films may be formed using chemical vapor deposition (CVD) processes. For example, silicon dioxide may be formed by reacting tetra-ethyl-ortho-silicate (TEOS) with ozone (O 3 ). Helium (He) or nitrogen (N 2 ) are typically used as the carrier gas for the TEOS.
- TEOS tetra-ethyl-ortho-silicate
- O 3 ozone
- He Helium
- N 2 nitrogen
- silicon dioxide films made therewith have different properties (e. g., wet etch rate ratios (WERR), deposition rates, shrinkage, trench gap fill).
- WERR wet etch rate ratios
- deposition rates shrinkage, trench gap fill
- helium (He) is used as the carrier gas for TEOS
- nitrogen (N 2 ) is used as the TEOS carrier gas
- silicon dioxide films having high wet etch rate ratios and low deposition rates are formed.
- a method for forming a silicon oxide layer for use in integrated circuit fabrication is provided.
- the silicon oxide layer is formed by reacting a first gas mixture and a second gas mixture.
- the first gas mixture comprises tetra-ethyl-ortho-silicate (TEOS), helium (He) and nitrogen (N 2 ).
- the second gas mixture comprises ozone (O 3 ) and optionally, oxygen (O 2 ).
- the helium (He) and nitrogen (N 2 ) in the first gas mixture preferably have a flow ratio of helium:nitrogen within a range of about 1:1 to about 1:3. Such flow ratios for the helium:nitrogen forms silicon oxide layers with increased deposition rates as well as improved wet etch rates without affecting the trench filling capabilities thereof.
- the silicon oxide layer is compatible with integrated circuit fabrication processes.
- the silicon oxide layer is used as an insulating material for shallow trench isolation.
- a preferred process sequence includes providing a substrate having thereon, trench regions formed between active semiconductor regions. Thereafter, the trench regions are filled with a silicon oxide layer formed by reacting a first gas mixture comprising tetra-ethyl-ortho-silicate (TEOS), helium (He) and nitrogen (N 2 ), with a second gas mixture comprising ozone (O 3 ) and, optionally, oxygen (O 2 ).
- TEOS tetra-ethyl-ortho-silicate
- He helium
- N 2 nitrogen
- the invention is a method for forming a silicon oxide layer for use in integrated circuit fabrication.
- the silicon oxide layer is formed by reacting a first gas mixture and a second gas mixture, where the first gas mixture comprises tetra-ethyl-ortho-silicate (TEOS), helium (He) and nitrogen (N 2 ) and the second gas mixture comprises ozone (O 3 ) and optionally, oxygen (O 2 ).
- TEOS tetra-ethyl-ortho-silicate
- TEOS tetra-ethyl-ortho-silicate
- FIG. 1 is a schematic representation of a wafer processing system 10 that can be used to perform silicon oxide layer formation in accordance with embodiments described herein.
- System 10 typically comprises a process chamber 100, a gas panel 130, a control unit 110, along with other hardware components such as power supplies and vacuum pumps. Details of the system 10 used in the present invention are described in commonly assigned U. S. patent application Serial No. 09/211,998, entitled “High Temperature Chemical Vapor Deposition Chamber", filed on December 14, 1998, and is herein incorporated by reference. The salient features of this system 10 are briefly described below. Examples of system 10 include subatmospheric chemical vapor deposition (SACVD) chambers such as PRODUCERTM chambers, and PRECISION 5000® chambers commercially available from Applied Materials Inc., Santa Clara, California.
- SACVD subatmospheric chemical vapor deposition
- the process chamber 100 generally houses a support pedestal 150, which is used to support a substrate such as a semiconductor wafer 190.
- This pedestal 150 can typically be moved in a vertical direction inside the chamber 100 using a displacement mechanism (not shown).
- the wafer 190 can be heated to some desired temperature prior to layer deposition.
- the wafer support pedestal 150 is heated by an embedded heater element 170.
- the pedestal 150 may be resistively heated by applying an electric current from an AC supply 106 to the heater element 170.
- the wafer 190 is, in turn, heated by the pedestal 150.
- a temperature sensor 172 such as a thermocouple, is also embedded in the wafer support pedestal 150 to monitor the temperature of the pedestal 150 in a conventional manner. The measured temperature is used in a feedback loop to control the power supply 16 for the heating element 170, such that the wafer temperature can be maintained or controlled at a desired temperature which is suitable for the particular process application.
- the pedestal 150 is optionally heated using radiant heat (not shown).
- a vacuum pump 102 is used to evacuate the process chamber 100 and to maintain the proper gas flows and pressure inside the chamber 100.
- a showerhead 120 through which process gases are introduced into the chamber 100, is located above the wafer support pedestal 150.
- the showerhead 120 is connected to a gas panel 130, which controls and supplies various gases used in different steps of the process sequence.
- the gas panel 130 comprises a tetra-ethyl-ortho-silicate (TEOS) source 132, a helium (He) source 133, a nitrogen (N 2 ) source 134, and an ozone (O 3 ) source 135.
- TEOS tetra-ethyl-ortho-silicate
- He helium
- N 2 nitrogen
- O 3 ozone
- An optional oxygen (O 2 ) source 136 may also be used.
- the showerhead 120 allows process gases from the gas panel 130 to be uniformly introduced and distributed in the process chamber 100.
- control unit 110 comprises a central processing unit (CPU) 112, support circuitry 114, and memories containing associated control software 116.
- CPU central processing unit
- This control unit 110 is responsible for automated control of the numerous steps required for wafer processing - such as wafer transport, gas flow control, temperature control, chamber evacuation, and other steps.
- Bi-directional communications between the control unit 110 and the various components of the apparatus 10 are handled through numerous signal cables collectively referred to as signal buses 118, some of which are illustrated in FIG. 1.
- the heated pedestal 150 is typically made of aluminum, and comprises a heating element 170 embedded at a distance below the wafer support surface 151 of the pedestal 150.
- the heating element 170 can be made of a nickel-chromium wire encapsulated in an Incaloy sheath tube.
- the wafer 190 and the pedestal 150 can be maintained at a relatively constant temperature during film deposition. This is accomplished by a feedback control loop, in which the temperature of the pedestal 150 is continuously monitored by a thermocouple 172 embedded in the pedestal 150. This information is transmitted to the control unit 110, via a signal bus 118, which responds by sending the necessary signals to the heater power supply.
- Adjustment is subsequently made in the current supply 106 to maintain and control pedestal 150 at a desirable temperature (i. e., a temperature that is appropriate for the specific process application).
- a desirable temperature i. e., a temperature that is appropriate for the specific process application.
- the following deposition process parameters can be used to form the silicon oxide layer using a SACVD chamber similar to the on depicted in FIG. 1.
- the process parameters range from a wafer temperature of about 150 °C to about 850 °C, a chamber pressure of about 1 torr to about 600 torr, a TEOS flow rate of about 500 mgm (milligrams/minute) to about 1500 mgm, a helium flow rate of about 1000 sccm to about 3000 sccm, a nitrogen flow rate of about 1000 sccm to about 9000 sccm, and an ozone concentration in oxygen of about 12.5 weight % with an ozone/oxygen flow rate of about 1000 sccm to about 6000 sccm.
- the helium (He) and nitrogen (N 2 ) are preferably provided to the deposition chamber at a flow ratio of helium:nitrogen within a range of about 1:1 to about 1:3.
- deposition chambers are within the scope of the invention, and the parameters listed above may vary according to the particular deposition chamber used to form the silicon oxide layer.
- other deposition chambers may have a larger or smaller volume, requiring gas flow rates that are larger or smaller than those recited for deposition chambers available from Applied Materials, Inc. and may be configured to accommodate 300 mm substrates.
- a three dimensional graph of the silicon oxide wet etch rate ratio (as referred to the thermal silicon oxide) is plotted as a function of both the nitrogen flow rate and the helium flow rate for a TEOS flow rate of 1100 sccm.
- WERR silicon oxide wet etch rate ratio
- increasing the helium flow and decreasing the nitrogen flow decreases the wet etch rate ratio of the as-deposited silicon oxide layer using a mixed helium nitrogen carrier for the TEOS, as compared to using either helium or nitrogen separately for the carrier gas.
- Decreasing the wet etch rate ratio for the as-deposited silicon oxide layer is believed to be an indication of better oxide quality (e. g., higher density films).
- FIGS. 3a-3c illustrate schematic cross-sectional views of a substrate 200 at different stages of an integrated circuit fabrication sequence incorporating a silicon oxide layer as a trench isolation material.
- the substrate 200 refers to any workpiece on which processing is performed, and a substrate structure 250 is used to generally denote the substrate together with other material layers formed on the substrate 200.
- the substrate 200 may correspond to a silicon substrate, or other material layer that has been formed on the substrate.
- FIG. 3a illustrates a cross-sectional view of a trench structure 250.
- the trench structure includes active semiconductor regions 203 and trench regions 204.
- the trench regions 204 may have depth of about 2-3 microns for shallow trench devices and about 5-10 microns for deep trench devices.
- FIG. 3b depicts a silicon oxide layer 205 formed on the trench structure 250 of FIG. 3a.
- the silicon oxide layer 205 fills the trench regions 204 of the trench structure 250.
- the silicon oxide layer 204 is formed on the substrate structure 250 according to the process parameters described above.
- the thickness of the silicon oxide layer is variable depending on the depth of the trench region 204 to be filled.
- portions of the silicon oxide layer 205 formed over the active semiconductor regions 203 may be removed using for example, a chemical mechanical polishing (CMP) process.
- CMP chemical mechanical polishing
Landscapes
- Chemical & Material Sciences (AREA)
- Engineering & Computer Science (AREA)
- Manufacturing & Machinery (AREA)
- Power Engineering (AREA)
- Chemical Kinetics & Catalysis (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Computer Hardware Design (AREA)
- General Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- Physics & Mathematics (AREA)
- Organic Chemistry (AREA)
- Metallurgy (AREA)
- Inorganic Chemistry (AREA)
- Mechanical Engineering (AREA)
- Materials Engineering (AREA)
- General Chemical & Material Sciences (AREA)
- Formation Of Insulating Films (AREA)
- Element Separation (AREA)
- Chemical Vapour Deposition (AREA)
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US839337 | 1992-02-20 | ||
US09/839,337 US6511924B2 (en) | 2001-04-20 | 2001-04-20 | Method of forming a silicon oxide layer on a substrate |
Publications (2)
Publication Number | Publication Date |
---|---|
EP1253630A1 true EP1253630A1 (de) | 2002-10-30 |
EP1253630B1 EP1253630B1 (de) | 2007-03-21 |
Family
ID=25279464
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
EP02250829A Expired - Lifetime EP1253630B1 (de) | 2001-04-20 | 2002-02-07 | Gasphasenabscheidung von Siliziumoxidfilmen |
Country Status (7)
Country | Link |
---|---|
US (1) | US6511924B2 (de) |
EP (1) | EP1253630B1 (de) |
JP (1) | JP2003031573A (de) |
KR (1) | KR20020082139A (de) |
CN (1) | CN1228823C (de) |
DE (1) | DE60218924T2 (de) |
TW (1) | TWI226381B (de) |
Families Citing this family (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6730619B2 (en) * | 2000-06-15 | 2004-05-04 | Samsung Electronics Co., Ltd. | Method of manufacturing insulating layer and semiconductor device including insulating layer |
US6887798B2 (en) * | 2003-05-30 | 2005-05-03 | International Business Machines Corporation | STI stress modification by nitrogen plasma treatment for improving performance in small width devices |
WO2006029651A1 (en) * | 2004-09-16 | 2006-03-23 | S.O.I.Tec Silicon On Insulator Technologies | Method of manufacturing a silicon dioxide layer |
KR20100032895A (ko) * | 2007-06-15 | 2010-03-26 | 어플라이드 머티어리얼스, 인코포레이티드 | 패턴 로딩 애플리케이션들을 위한 저온 sacvd 프로세스들 |
CN102446711A (zh) * | 2011-11-28 | 2012-05-09 | 上海华力微电子有限公司 | 一种mim电容中绝缘层的制作方法 |
CN102446897A (zh) * | 2011-11-28 | 2012-05-09 | 上海华力微电子有限公司 | 一种金属-绝缘层-金属型电容 |
CN103305808A (zh) * | 2013-06-13 | 2013-09-18 | 林嘉佑 | 二氧化硅薄膜的生产设备及其生产方法 |
JP2015117156A (ja) * | 2013-12-18 | 2015-06-25 | 東京エレクトロン株式会社 | 基板処理装置及びオゾンガス濃度の異常検出方法 |
KR102381344B1 (ko) | 2015-09-18 | 2022-03-31 | 삼성전자주식회사 | 캠형 가스 혼합부 및 이것을 포함하는 반도체 소자 제조 장치들 |
US10858727B2 (en) | 2016-08-19 | 2020-12-08 | Applied Materials, Inc. | High density, low stress amorphous carbon film, and process and equipment for its deposition |
Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO1990015018A1 (en) * | 1989-06-05 | 1990-12-13 | Sumitomo Precision Products Company Limited | Coated dielectric material for an ozone generator |
US5316639A (en) * | 1989-06-05 | 1994-05-31 | Sachiko Okazaki | Dielectric material used for an ozone generator and a method of forming a film to the dielectric material |
USRE36623E (en) * | 1986-12-19 | 2000-03-21 | Applied Materials, Inc. | Process for PECVD of silicon oxide using TEOS decomposition |
Family Cites Families (13)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR0179554B1 (ko) | 1995-11-30 | 1999-04-15 | 김주용 | 반도체 소자의 소자분리절연막 형성방법 |
US5869394A (en) | 1996-10-29 | 1999-02-09 | Mosel Vitelic, Inc. | Teos-ozone planarization process |
US5817566A (en) | 1997-03-03 | 1998-10-06 | Taiwan Semiconductor Manufacturing Company, Ltd. | Trench filling method employing oxygen densified gap filling silicon oxide layer formed with low ozone concentration |
US6551665B1 (en) | 1997-04-17 | 2003-04-22 | Micron Technology, Inc. | Method for improving thickness uniformity of deposited ozone-TEOS silicate glass layers |
US5726090A (en) | 1997-05-01 | 1998-03-10 | Taiwan Semiconductor Manufacturing Company, Ltd. | Gap-filling of O3 -TEOS for shallow trench isolation |
US6121164A (en) * | 1997-10-24 | 2000-09-19 | Applied Materials, Inc. | Method for forming low compressive stress fluorinated ozone/TEOS oxide film |
US6149987A (en) | 1998-04-07 | 2000-11-21 | Applied Materials, Inc. | Method for depositing low dielectric constant oxide films |
US6245691B1 (en) * | 1998-05-29 | 2001-06-12 | Taiwan Semiconductor Manufacturing Company | Ozone-teos method for forming with attenuated surface sensitivity a silicon oxide dielectric layer upon a thermally oxidized silicon substrate layer |
TW429576B (en) * | 1998-10-14 | 2001-04-11 | United Microelectronics Corp | Manufacturing method for metal interconnect |
US6197705B1 (en) | 1999-03-18 | 2001-03-06 | Chartered Semiconductor Manufacturing Ltd. | Method of silicon oxide and silicon glass films deposition |
US6090675A (en) | 1999-04-02 | 2000-07-18 | Taiwan Semiconductor Manufacturing Company | Formation of dielectric layer employing high ozone:tetraethyl-ortho-silicate ratios during chemical vapor deposition |
US6180490B1 (en) | 1999-05-25 | 2001-01-30 | Chartered Semiconductor Manufacturing Ltd. | Method of filling shallow trenches |
KR100340207B1 (ko) * | 2000-06-15 | 2002-06-12 | 윤종용 | 절연막 및 그의 제조 방법 |
-
2001
- 2001-04-20 US US09/839,337 patent/US6511924B2/en not_active Expired - Fee Related
-
2002
- 2002-02-07 EP EP02250829A patent/EP1253630B1/de not_active Expired - Lifetime
- 2002-02-07 DE DE60218924T patent/DE60218924T2/de not_active Expired - Fee Related
- 2002-02-26 TW TW091103494A patent/TWI226381B/zh not_active IP Right Cessation
- 2002-03-14 CN CNB021032971A patent/CN1228823C/zh not_active Expired - Fee Related
- 2002-04-17 JP JP2002115098A patent/JP2003031573A/ja active Pending
- 2002-04-20 KR KR1020020021758A patent/KR20020082139A/ko not_active Application Discontinuation
Patent Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
USRE36623E (en) * | 1986-12-19 | 2000-03-21 | Applied Materials, Inc. | Process for PECVD of silicon oxide using TEOS decomposition |
WO1990015018A1 (en) * | 1989-06-05 | 1990-12-13 | Sumitomo Precision Products Company Limited | Coated dielectric material for an ozone generator |
US5316639A (en) * | 1989-06-05 | 1994-05-31 | Sachiko Okazaki | Dielectric material used for an ozone generator and a method of forming a film to the dielectric material |
Also Published As
Publication number | Publication date |
---|---|
CN1383194A (zh) | 2002-12-04 |
DE60218924D1 (de) | 2007-05-03 |
DE60218924T2 (de) | 2007-12-06 |
TWI226381B (en) | 2005-01-11 |
JP2003031573A (ja) | 2003-01-31 |
KR20020082139A (ko) | 2002-10-30 |
US6511924B2 (en) | 2003-01-28 |
US20020155730A1 (en) | 2002-10-24 |
EP1253630B1 (de) | 2007-03-21 |
CN1228823C (zh) | 2005-11-23 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6218301B1 (en) | Deposition of tungsten films from W(CO)6 | |
US6217658B1 (en) | Sequencing of the recipe steps for the optimal low-dielectric constant HDP-CVD Processing | |
US7001850B2 (en) | Method of depositing dielectric films | |
US7244672B2 (en) | Selective etching of organosilicate films over silicon oxide stop etch layers | |
US6632735B2 (en) | Method of depositing low dielectric constant carbon doped silicon oxide | |
KR100764963B1 (ko) | 니트로플루오르화 규산염 유리층을 증착시키는 방법 및시스템과, 그에 사용되는 컴퓨터 판독 가능 저장 매체 | |
US7772130B2 (en) | Insulation film forming method, insulation film forming system, and semiconductor device manufacturing method | |
EP1191123A2 (de) | Zweifrequenzplasmaunterstützte chemische Dampfphasenabscheidung von Siliziumkarbidschichten | |
EP0936282A2 (de) | Dielektrikum aus fluoriertem amorphen Kohlenstoff mit einem niedrigen k-Wert, und Verfahren zu dessen Herstellung | |
EP1201785A1 (de) | Verfahren zur Abscheidung einer organischen Silikatschicht | |
JP2002514013A (ja) | 二段bpsg堆積プロセスと関連装置 | |
EP1081249A1 (de) | Verfahren zum Auftragen fluorierter Silikaglas-Schichten | |
US7176105B2 (en) | Dielectric gap fill with oxide selectively deposited over silicon liner | |
KR100817350B1 (ko) | 규소 탄화물 박막의 이중 플라즈마 처리 | |
KR20160055227A (ko) | 다음 처리 단계 이전에 대기 시간 문제를 최소화하기 위해 에칭 사후의 계면을 안정화하기 위한 방법들 | |
US6511924B2 (en) | Method of forming a silicon oxide layer on a substrate | |
US6177305B1 (en) | Fabrication of metal-insulator-metal capacitive structures | |
JPH1079387A (ja) | シリカ膜のフッ素化による応力制御 | |
EP1164632A2 (de) | Methode, auf einem Substrat eine Fluororganische-Silikatschicht herzustellen | |
US6090725A (en) | Method for preventing bubble defects in BPSG film | |
US20040161536A1 (en) | Method for depositing a low-k material having a controlled thickness range | |
EP1146142A2 (de) | Verfahren zur Herstellung von Fluorosilikat-Glasschichten mittels einem Plasma höher Dichte, für Kupfer-Damascene IC's |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PUAI | Public reference made under article 153(3) epc to a published international application that has entered the european phase |
Free format text: ORIGINAL CODE: 0009012 |
|
AK | Designated contracting states |
Kind code of ref document: A1 Designated state(s): AT BE CH CY DE DK ES FI FR GB GR IE IT LI LU MC NL PT SE TR |
|
AX | Request for extension of the european patent |
Free format text: AL;LT;LV;MK;RO;SI |
|
17P | Request for examination filed |
Effective date: 20030206 |
|
AKX | Designation fees paid |
Designated state(s): DE FR GB IT NL |
|
GRAP | Despatch of communication of intention to grant a patent |
Free format text: ORIGINAL CODE: EPIDOSNIGR1 |
|
GRAS | Grant fee paid |
Free format text: ORIGINAL CODE: EPIDOSNIGR3 |
|
GRAA | (expected) grant |
Free format text: ORIGINAL CODE: 0009210 |
|
AK | Designated contracting states |
Kind code of ref document: B1 Designated state(s): DE FR GB IT NL |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: NL Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20070321 |
|
REG | Reference to a national code |
Ref country code: GB Ref legal event code: FG4D |
|
REF | Corresponds to: |
Ref document number: 60218924 Country of ref document: DE Date of ref document: 20070503 Kind code of ref document: P |
|
NLV1 | Nl: lapsed or annulled due to failure to fulfill the requirements of art. 29p and 29m of the patents act | ||
EN | Fr: translation not filed | ||
PLBE | No opposition filed within time limit |
Free format text: ORIGINAL CODE: 0009261 |
|
STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT |
|
26N | No opposition filed |
Effective date: 20071227 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: FR Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20071123 Ref country code: IT Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20070321 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: FR Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20070321 |
|
PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: DE Payment date: 20090227 Year of fee payment: 8 |
|
PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: GB Payment date: 20090106 Year of fee payment: 8 |
|
GBPC | Gb: european patent ceased through non-payment of renewal fee |
Effective date: 20100207 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: DE Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20100901 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: GB Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20100207 |